# TECHNICAL MANUAL Volume 2

PBC 1002 Revision 1

# pb Packard Bell Computer

A SUBSIDIARY OF PACKARD BELL ELECTRONICS

1905 ARMACOST AVENUE • LOS ANGELES 25, CALIFORNIA

March 16, 1962

#### NOTICE

This document involves confidential PROPRIETARY information of Packard Bell Computer Corporation and all design, manufacturing, reproductions, use, and sale rights regarding the same are expressly reserved. It is submitted under a confidential relationship for a specified purpose, and the recipient, by accepting this document assumes custody and control and agrees that (a) this document will not be copied or reproduced in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered, and (b) any special features peculiar to this design will not be incorporated in other projects.

When this document is not further required for the specific purposes for which it was submitted, the recipient agrees to return it.

#### PREFACE

This manual is provided for the use of technical personnel engaged in PB250 Computer installation, operation, checkout, and maintenance. It is assumed that such technical personnel are familiar with basic computer technology.

# CONTENTS

			Page						
Prei	face								
I.	Des	Description							
	Α.	General	1 - 1						
	В.	Controls and Indicators	1 - 1						
II.	Inst	allation	2-1						
	Α.	General	2-1						
	в.	Installation Requirements	2-1						
	C.	Precautions	2-6						
III.	Operation								
	Α.	General	3 - 1						
	В.	Operating Procedure	3 - 1						
IV.	Maintenance and Troubleshooting								
	Α.	General	4-1						
	В.	Marginal Checking	4-1						
	C.	PROBE I Diagnostic Routine	4-3						
	D.	Bootstrap Diagnostic Routines	4-42						
	E.	Troubleshooting	4-64						
	F.	Adjustment of Magnetostrictive Delay Lines	4-73						
	G.	Test Point Functions	4-76						
	н	SA-100 Sinewaye Amplifier	4-82						

# CONTENTS (Continued)

		Page
V.	Parts List	5-1
VI.	Logic Diagrams	6 - 1
VII.	Engineering Drawings	7 - 1

# FIGURES

		Page
1 - 1	PB250 Computer (Rack and Desk Mounted)	viii
1-2	PB250 Control Panel	1-2
1-3	PB250 Power Supply, Control Panel	1-2
1-4	Flexowriter Keyboard	1-7
2 - 1	PB250 Computer Space Requirements	2-3
4-1	PROBE I Diagnostic Routine (Flow Diagram)	4-34
4-2	Serial Binary Flexowriter Format (Bootstrap Diagnostic Routines)	4-63
4-3	Troubleshooting Sequence (Block Diagram)	4-65
4-4	Clocks and Pulse Counter Waveforms	4-68
4-5	Adjustment of Read Amplifier	4-73
4-6	Read Amplifier Gain Adjustment (Waveform)	4-74
4-7	Delay Line Adjustment	4-75
4-8	Test Points	4-77
4-9	Oscilloscope Format	4-81
4-10	SA-100 Sinewave Amplifier Schematic	4-83
4-11	SA-100 Clock Distribution	4-84
4-12	SA-100 Printed Wiring Assembly	4-86
5 - 1	PB250 Assembly	5 - 5
7 - 1	CD-100 Schematic	7-2
7-2	DG-100 Schematic	7-3
7-3	DG-101 Schematic	7-4

# FIGURES (Continued)

		Page
7-4	DG-102 Schematic	7-5
7-5	EF-100 Schematic	7 -6
7-6	EF-101 Schematic	7-7
7 - 7	FC-100 Schematic	7-8
7-8	GD-100 Schematic	7-9
7-9	MSR-1 Schematic	7-10
7-10	MSR - 2 Schematic	7-11
7-11	TD-100 Schematic	7-12
7-12	TF-100 Schematic	7-13
7-13	XCG-101 Schematic	7-14
7-14	PB250 Module Location Diagram	7-15
7-15	PB250 DC Power Wiring Installation Drawing	7-17
7 - 16	PB250 Component Installation Drawing	7-19
7-17	PB250 Connector Location Diagram	7-20
7-18	PB250 AC Power Schematic	7-21
7-19	Indicators Schematic	7-22

# TABLES

		Page
1 - 1	PB250 Controls and Indicators	1-3
1-2	PS-7 Power Supply Controls and Indicators	1 - 5
1-3	Flexowriter Controls and Indicators	1-8
4-1	PROBE I Diagnostic Routine	4-4
4-2	PROBE I Diagnostic Routine, Program Listing	4-14
4-3	Abbreviation Used in PROBE I Flow Diagram	4-33
4-4	Command List of Operations and Codes	4-43
4-5	Test Point Functions	4-76
4-6	SA-100 Specifications	4-85
5-1	PB250 Computer Assembly Parts List	5-2
6-1	Module Locations in Logic Diagrams	6 - 2
7 - 1	Engineering Drawings	7 - 1




Figure 1-1. PB250 Computer Rack and Desk Mounted

#### I. DESCRIPTION

#### A. GENERAL (Figure 1-1)

This publication comprises operating and maintenance instructions for the PB250 Computer manufactured by Packard Bell Computer, Los Angeles, California.

Detailed description and applicable leading particulars are contained in Volume I of this manual.

#### B. CONTROLS AND INDICATORS

The controls and indicators on the front panel of the PB250 are shown in Figure 1-2 and the applicable functions are described in Table 1-1. The controls and indicators on the front panel of the PS-7 Power Supply are shown in Figure 1-3 and the applicable functions are described in Table 1-2. The Flexowriter manual controls and indicators are shown in Figure 1-4 and the applicable functions are described in Table 1-3. For further information on the Flexowriter switches and keys refer to the vendor's manual, shipped with the Flexowriter.




Figure 1-2. PB250 Control Panel




Figure 1-3. PB250 Power Supply Control Panel

Table 1-1. (Sheet 1 of 2)
PB250 CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
OPERATION	Green	Within certain limitations, these six indicators specify which op code has been executed, i.e.  ADD (command 14 in octal),  LOAD A (command 05 in octal) etc.  Using a light on to indicate 1 and a light off to indicate 0, the pattern 001100 represents the command ADD in binary format.
OPERAND	Green	These five indicators specify the line number portion of the address.
COMMAND	Green	These three indicators specify from which command line the commands are being executed.
O'FLOW	Green	This indicator is on when an over-flow has occurred.
PARITY	Green	This indicator is on when a parity check error is present, or a halt occurs.

Table 1-1. (Sheet 2 of 2)
PB250 CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
FILL		This switch is used to load the bootstrap routine. When this switch is in the ON position, it sets up certain conditions which command the computer to read and store the bootstrap information into memory line one.
TEST 1		This switch is used in marginal testing of the computer circuitry (see Section IV).
TEST 2		This switch is also used in mar- ginal testing of the computer circuitry (see Section IV).
POWER	White	This backlighted indicator switch is used to apply power to the computer, and remains lit as long as power is applied to the computer.

PS-7 POWER SUPPLY CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
Power Switch		This toggle switch is used to apply ac power to the computer POWER switch.
Indicating Lamp	Amber	The indicating lamp is lit when the PS-7 power switch is in the ON position.
Circuit Breaker Switches		The four magnetic circuit breaker switches provide circuit protection against overload of voltage supplies within the PS-7.
Output Voltage Meter		This meter is used in conjunction with the Voltage Selection Switch to check indicated voltages. The meter also is used in calibration of the +6 and -12-volt dc output voltages. When these voltages have been correctly adjusted, the needle will be in NOMINAL position. Other indications are plus or minus percentages of the nominal output voltage.

Table 1-2. (Sheet 2 of 2)

PS-7 POWER SUPPLY CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
Voltage Selection Switch		This four-position rotary switch allows selection of a particular voltage as shown on the switch.
12 V ADJUST 6 V ADJUST		These potentiometers are used to adjust the +6 or -12-volt output voltages to the required reading on the Output Voltage Meter.*

<sup>\*</sup>For correct adjustment procedures, refer to Section II of PS-7G Power Supply Technical Manual PBC 3006.




Figure 1-4. Flexowriter Keyboard

Table 1-3. (Sheet 1 of 2)
FLEXOWRITER CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
ENABLE Switch		This switch is used to interrupt the PB250 computation process, and condition for use switches and keys of the Flexowriter.
BREAKPOINT Switch		This switch causes signals to be sent to the PB250 which may be tested by TES (Transfer on External Signal) command, and together with the ENABLE switch in down position will clear the parity flip-flop (PARITY indicator light lit, see Figure 1-2).
"I" Key		When the "I" key is operated with the ENABLE switch in down position, the PB250 will be set to execute the command in memory location 00001.
"C" Key		When the "C" key is operated with the ENABLE switch in down position, the PB250 will read and execute the next desired command,

Table 1-3. (Sheet 2 of 2)
FLEXOWRITER CONTROLS AND INDICATORS

Control or Indicator	Color	
"C" Key (Continued)		and then halt. The "C" key is referred to as the "single-cycle key."
Indicating Light	White	When the indicating light is lit, it indicates that the PB250 is ready to receive information.

#### B-1. ELAPSED TIME INDICATOR

The five digit elapsed time indicator is mounted above the computer master circuit breaker on the spine inside the computer. The indicator employs a synchronous motor for 50-60 cycles per second operation, and accuracy of the unit is determined by the regulation of the line frequency. Power consumption of this unit is approximately 3 watts at 115-volts ac and it will operate reliably within a voltage variation of  $\pm 10\%$ . Temperature rise of the motor is less than  $45^{\circ}$ C at rated voltage and frequency; tolerance on the reading, at 50-60 cycles per second, is  $\pm 1$  digit.

#### B-2. MASTER CIRCUIT BREAKER

The computer master circuit breaker is mounted below the elapsed time indicator on the spine inside the computer. The single pole circuit breaker has an electrical rating of 125-volts ac, 60 cycles per second, 0.020 amp to 50 amps. Circuit interruption may occur at 1% but must occur at 25% over the rated load.

#### II. INSTALLATION

#### A. GENERAL

This section of the manual covers the basic considerations pertinent to installation procedures for the PB250 Computer or computer system. The initial installation of the PB250 Computer is made by a customer service representative of Packard Bell Computer Corporation.

#### B. INSTALLATION REQUIREMENTS

The following paragraphs discuss the preinstallation, installation, and preoperational requirements for the PB250 Computer.

#### B-1. SPACE

The PB250 Computer has been constructed to occupy a minimum space, whether table or rack mounted. Figure 2-1 shows the typical space requirements of the PB250R. Both equipments require identical extension areas, but differ in height requirements.

Prior to the installation of computer or computer system, consideration must be given to the space required for storage of tapes, spare parts, tools, test equipment, and other miscellaneous equipment.

#### B-2. PREINSTALLATION

Before a decision is made on the precise location of the PB250 in the selected area, the following points should be observed.

- a) Ensure that computer programmer will have unobstructed view of the PB250 Computer and Flexowriter, and other associated equipment, from a given position.
- b) Ensure the existence of ample good lighting in the data processing area.
- c) Ensure isolation of the PB250 Computer from noisy machinery of manufacturing areas. Noise may distract the computer programmer and lead to possible errors.
- d) Ensure that the data processing area is restricted to authorized, qualified personnel. Ideal facilities are such that the computer programmer may work while completely free of any interruption or diverting influence.

#### B-3. TEST AND MAINTENANCE EQUIPMENT

In addition to the requirements contained in paragraph B-1, consideration must be given to the space required for test and maintenance equipment.

The following equipment is recommended for proper test and maintenance of the PB250 Computer.

- a) Oscilloscope. Tektronix Type 545A with 53C and CA Plug-In-Units.
- b) Module Tester. Packard Bell, Type MT-I, for testing all modules and delay lines.
- c) Work Bench. To facilitate working on modules or units.
- d) Electrical Outlets. A sufficient number for connection of test equipment and soldering irons.




Figure 2-1. PB250 Computer Space Requirements

e) Filing System. The initiation of a filing system will greatly assist the recording of modifications, changes or malfunctions of equipment. Reference to this record may help to establish a failure rate of the computer or computer system and provide data useful in troubleshooting.

Up-to-date schematics of the equipment should be readily available in the immediate vicinity of the computer. A system may be established in the field service group to cover modifications and changes which can be helpful to other field service engineers. A documentary paper detailing the latest changes should be published periodically and made available to all personnel concerned with the equipment.

#### B-4. ENVIRONMENT

For proper PB250 Computer operation, the ambient temperature in the data processing area must be between the limits 41°F and 113°F (5°C and 45°C). Most data processing areas are air-conditioned to maintain a stable temperature for the equipment.

#### B-5. POWER

Operating power for the PB250 Computer is a 115-volt, 60-cycle, single-phase input which should be free of transients and have reasonably good regulation. The computer operates satisfactorily between the parameters with line voltage variations between 100-volts ac and 125-volts ac (115-volts ac optimum) and under normal conditions, draws approximately 110 watts.

#### B-6. CABLING

Installation of the cables from the PB250 Computer and the Flexowriter has been simplified by keying of the connectors. The cables consist of one input, one output, and two ac line cords. During installation of the

computer or computer system, it is preferable that interconnecting cables be run in channels beneath the floor level. This method ensures a neat system layout and eliminates possible hazards to personnel.

#### C. PRECAUTIONS

The following precautions must be observed when installing or operating the PB250 Computer.

- If the unit is to be uncrated by other than a Packard Bell Computer representative, caution must be exercised when removing the base of the shipping crate. The large Phillips-head bolts must be removed one at a time and similarly replaced by the bolts supplied in the attached plastic bag. The one-by-one sequence is important because these bolts support the power supply.
- Do not attempt to remove the balance weight from the base of the PB250R (rack-mounted) computer unless the computer has been securely bolted down.
- 3) Use caution in extending the PB250R Computer or Flexowriter from the rack frame.
- 4) Do not attempt to unlatch or open the sides of the computer until the unit has been fully extended.
- 5) Do not attempt to move the computer until the sides are closed and the front handles latched.

#### III. OPERATION

#### A. GENERAL

The PB250 Computer is designed to function efficiently as a systems component to connect directly with various items of peripheral equipment. These devices are fully described in Packard Bell Computer Technical Manuals as listed below.

1)	MTU-1	Magnetic Tape Unit	PBC 1014
2)	MTC-1	Magnetic Tape Control Unit	PBC 1015
3)	HSB-N	High-Speed Buffer Register	PBC 1007
4)	HSR - l	High-Speed Reader	PBC 1010
5)	HSP-l	High-Speed Punch	PBC 1009
6)	MX - 1	Memory Extension	PBC 1011
7)	PS-7G	Power Supply	PBC 3006
8)	PS-8	Power Supply	PBC 1013
9)		Flexowriter	PBC 1016
10)		Interface	PBC 1005

### B. OPERATING PROCEDURE

The sequential operating procedure for the PB250 Computer is as follows:

- 1) Preoperational Setup
- 2) Operational Procedures

#### B-1. PREOPERATIONAL SETUP

The following procedures are to be followed for preoperational setup:

- 1) Make certain that cabling between computer and Flexowriter are properly secured.
- 2) Check that all switches on computer and Flexowriter are off or in normal position.
- 3) Check that ac cables from computer and Flexowriter are connected to proper external source of 115-volt ac power.
- 4) Open computer and set circuit breaker switch to ON position.

  (Breaker switch is located on spine of computer.)
- 5) On front panel of power supply set all breaker switches to ON.
- 6) On front panel of power supply turn power switch to ON.
- 7) On computer front panel press POWER switch to ON. After pushbutton release make certain that switch remains backlighted.
- 8) On Flexowriter set POWER switch to ON.

#### B-2. OPERATIONAL PROCEDURES

The following step-by-step procedures are followed, a) check the Flexowriter, and b) load the computer, and c) check computer operation.

- 1) On Flexowriter insert bootstrap tape into reader mechanism.
- 2) On front panel of computer set FILL switch to ON.
- On Flexowriter press ENABLE switch, then press and release BREAKPOINT switch. (BREAKPOINT switch will reset parity flip-flop.) The computer begins to read tape. The computer will stop after the first stop code has been read.

- 4) When tape stops turn FILL switch to OFF.
- 5) To start computer operation under computer control, press ENABLE switch on Flexowriter to down position.
- 6) On Flexowriter strike "I" key.
- 7) On Flexowriter press BREAKPOINT switch to down position.
- 8) On Flexowriter release BREAKPOINT switch.
- 9) On Flexowriter release ENABLE switch. Computer operation will begin.

			;

#### IV. MAINTENANCE AND TROUBLESHOOTING

#### A. GENERAL

The PB250 Computer is designed to function with a comparatively trouble-free life and the necessary maintenance is at a minimum. However, the computer should be regularly tested under marginal conditions. If the computer fails to meet these marginal requirements, the probable cause may be a weak module card.

The following paragraphs are intended as a guide in performing marginal checks on the ability of the computer memory and of all the commands to function properly under marginal conditions.

#### B. MARGINAL CHECKING

To find the margin of safety between the condition of a system and the point of failure, use is made of marginal checking. In the PB250, this procedure is normally followed in routine maintenance to locate deteriorating components before they cause system failure, although in many instances, routine marginal checking may not be necessary due to the comparatively long life of modern transistors. Marginal checking of the PB250 is accomplished by use of:

- 1) PROBE I Diagnostic Routine.
- 2) TEST 1 and TEST 2 switches on the computer control panel (Figure 1-2).

3) Varying the +6 and -12 voltage levels on the PS-7 Power Supply between ±5% limits (Figure 1-3).

#### B-1. CHECKING PROCEDURE

The marginal checking procedural steps are as follows:

- a) Load and start operation of PROBE I (see paragraph C, below).
- b) Set TEST 1 switch to ON position.
- c) Wait two minutes then set TEST 1 switch to OFF position. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- d) Set TEST 2 switch to ON position.
- e) Wait two minutes then set TEST 2 switch to OFF position. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

#### NOTE

Both TEST switches must not be in ON position at the same time or an illegal indication may result.

- f) Set Voltage Selector switch to 6.
- g) Allow PROBE I to run, and decrease the +6-volt supply by 5% by means of the adjustable control on the power supply front panel (Figure 1-3). Adjust meter indication to NOMINAL, if no failure is apparent, proceed to steph. If failure exists

the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

- h) Allow PROBE I to run, and increase +6-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- i) Set Voltage Selector switch to 12.
- j) Allow PROBE I to run, and rotate voltage selection switch on the power supply front panel to 12. Decrease -12-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if no failure is apparent, proceed to step k. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- k) Allow PROBE I to run, and increase -12-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

# C. PROBE I DIAGNOSTIC ROUTINE (CAT. # 9003)

A description of the PROBE I diagnostic routine is provided in Table 4-1, followed by the program listing in Table 4-2 and the flow diagrams in Figure 4-1.

# Table 4-1. (Sheet 1 of 10) PROBE I DIAGNOSTIC ROUTINE

Purpose:	To test the read-write circuitry of the PB250 memory under operator control.
	To check all commands in the PB250 under marginal operation.
	To check the punching and reading phases of the Flexowriter.
	In addition, the program may link test routines for various peripheral equipments by changing one of the commands (see Use).
Restrictions:	Lines 00 through 07 must be in the machine. Line 00 must be a medium line.
	If more than minimal operation is desired, an external switch bank must be connected to the computer.
Storage:	All sectors of lines 02 and 03 are used by the program.
	Sectors 000 through 051, and sector 377 of line 01 are used by the bootstrap loader. The contents of these sectors may be destroyed once the program is loaded.
	All line 00 sectors are used for temporary storage.
Timing:	When checking memory, the program requires approximately three seconds to write and read one line (optimized).
	When checking commands, the program requires about one second to test all commands in one line.

#### Table 4-1. (Sheet 2 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

Timing:

(Continued)

When checking the punch-read phase of the Flexowriter, the program proceeds at the Flexowriter speed of 15 characters per second.

Use:

#### 1. Loading

Two tapes are available; one has its own bootstrap loader, and the other may be loaded by the Octal Utility Package. Total time required to load the program is (depending on the tape used) 3-1/2 - 4 minutes.

#### a. Bootstrap Loading

This tape may be loaded by bootstrap control through conventional use of the FILL switch on the console. Upon completion of loading, if there is no checksum error, control is transferred to sector 000 of line 02. A TRU command to 00002 will be placed in sector 000 of line 01 by the bootstrap so that control may be returned to the beginning of the program at any time by using the ENABLE switch and I key. If there has been a checksum error, the machine will halt and display a line number of 37) on the OPERAND lights.

#### b. Octal Utility Package Loading

This tape may be loaded by the Octal Utility Package by inserting the tape in the mechanical reader and striking the F key. Be sure the BREAK-POINT switch is raised, or loading will halt half way through. Should this happen, the remainder of the tape may be loaded by re-striking the F key. On completion of successful loading, the keyboard light will come back on and control may be transferred to the program by striking the T key. If there has been a checksum error, the machine will halt and display a line number of 37) 8.

#### Table 4-1. (Sheet 3 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

Sector 000 of line 02 is the beginning of the program and contains a HALT with a line number of 30)<sub>8</sub>. The HALT instruction indicates the beginning of the program and allows the operator to set up the desired switch configuration. Once everything is in order, the program may be started by clearing parity and raising the ENABLE switch.

#### 2. Modes of Operation

There are two basic modes of operation in the program; Memory and Command. The mode is determined by the position of the BREAKPOINT switch as follows: with BREAKPOINT in the raised position the program operates in Memory Mode (Write-Read II); with BREAKPOINT in the depressed position the program operates in Command Mode. In Memory Mode all lines may be checked except lines 00, 01, 02, and 03. In Command Mode, all commands are checked except DVR, RTK, PTU, and BSO. With no external switch bank connected, the program will check lines 04 through 07 in Memory Mode and lines 03 through 07 in Command Mode. For more specific or extended uses, an external switch bank must be connected to the computer.

#### 3. Switch Bank

For more effective operator control, the program has been set up to scan a switch bank and limit or extend its operation according to the switch settings. The switch bank should be connected so as to be addressable by TES commands on lines 10 through 17. The switches should be wired such that transfer of control will be effected when a switch is in a raised position. Wiring instructions and lists are in Section VI, Logic Diagrams.

#### Table 4-1. (Sheet 4 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

The switch bank is divided into two sections of four switches each. The four left-hand switches define an instruction, and the four right-hand switches define an address. All address designations are in octal.

#### a. Memory Mode

The following sub-table shows the switch controls for operation in the Memory Mode.

#### MEMORY MODE

Switch Line	Raised	Lowered
10	Program halts after check- ing specified lines.	Program continues after checking specified lines. Switches are rescanned for new instructions.
11	Program will only WRITE random numbers into specified lines.	Program write-reads continu- ously through all specified lines.
12	Program checks only that line indicated on ADDRESS SWITCHES	Program checks all lines from 04 up to line indicated on ad - dress switches.
13	Program write-reads lines 04 through 17.	Program write-reads lines 04 through 07.

When the program is instructed to halt (switch 10), it will halt and display a line number of 30)<sub>8</sub> which indicates the beginning of the program. Clearing parity at this point will resume computation. Where possible

#### Table 4-1. (Sheet 5 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

ambiguities occur, lower numbered switches have priority over higher numbered ones. Thus, if switches 12 and 13 are both raised, switch 13 is ignored. With switch 11 raised, random numbers are stored continuously throughout memory but no checking is done. When it is desired to return to Write-Read (by lowering switch 11), the ENABLE switch must be depressed and the I key struck to return control to the beginning. Failure to do this will cause the program to go directly to the Read phase of the Write-Read program and an apparent error will occur due to the fact that the original random number is no longer correct. No complications will result other than the usual error punch-out which may be interrupted by pressing the ENABLE switch.

If an error is detected during a Write-Read phase, the Flexowriter will punch out the sector and line where the error occurred, followed by the number that should have been found and the number that was found. If the error is one of parity, the machine will halt and display an 05 code in the OPERATION lights and the line number where the error occurred in the OPERAND lights. Clearing parity will resume punchout. Whenever five consecutive errors are noted, the entire line is assumed to be bad and the program will continue with no further punch-out for that line. Switches may be altered during any phase, but their states will not be determined until the current phase is complete. This is a cardinal rule for all operations in the program.

#### NOTE

No new phase will be initiated, regardless of switch positions, until the current phase is complete. In some cases, this may be 30 or 40 seconds.

#### Table 4-1. (Sheet 6 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

Switches 14 through 17 indicate a line address associated with the operation indicated in switches 10 through 13. Thus, 1001 on the switch bank specifies line 11) . A line configuration of 0000 will indicate lines 04 through 07/17 are to be checked, depending upon the state of switch 13. In this case, switch 12 is ignored. Line configuration 0001, 0010, and 0011 are unused in this mode and will be rejected. In the event unused codes are encountered, the program will loop and rescan the switch bank until a legitimate combination is indicated. Sector 073 of line 02 contains a TAN command which notes if an illegal combination is present and returns control to rescan the switches. so desired, these unused positions may be used to transfer out of PROBE I to other test programs by changing the TAN command to transfer to the desired location. When returning from an external test program, a transfer to sector 000 of line 02 will halt computation at the beginning of PROBE I. If it is desired to return to PROBE I without halting, transfer should be made to sector 001 of line 02.

#### b. Command Mode

The following sub-table shows the switch controls for operation in Command Mode.

### COMMAND MODE

Switch Line	Raised	Lowered
10	Program halts after each	Program continues after each block is checked.

16

# Table 4-1. (Sheet 7 of 10) PROBE I DIAGNOSTIC ROUTINE

### COMMAND MODE (Continued) Breakpoint Journ

Switch Line	Raised	Lowered
11	Program repeats current block using same number only if error occurs.	Program halts if error in current block and displays block number in OPERAND lights.
12	Program repeats current block using different numbers unless error.	Program continues to next block in sequence with a different number unless error.
13	Program executes com- mands in all lines, 03 through 17.	Program executes commands in all lines, 03 through 07.

There are 20) g command blocks in this mode which operate with random numbers where applicable. Command blocks are humbered 01) g through 20) g, consecutively and the commands checked in each block are listed below. When one block is complete, if no error is noted, the next block in sequence is checked, and so on. When the last block has been checked, the program is moved to the next higher line and the process repeats. When the last line has been checked, the program returns to scanthe switches and proceeds from there. The time required to check the entire 16) blocks is about one second and the progress of the program through the lines may be noted by observing the K flip-flops on the computer console.

#### Table 4-1. (Sheet 8 of 10)

#### PROBE I DIAGNOSTIC ROUTINE

Whenever the program executes a halt in this mode, the block number where the halt occurred will be displayed on the OPERAND lights except when the last block is reached and the program returns to the beginning, at which time the line number displayed will be 30)8. If switch 10 is raised, the program will halt unconditionally after each block. Thus, if it is desired to repeat block 06 continuously, switch 10 should be raised and the program cycled by means of the ENABLE switch until 06 appears on the OPERAND lights. Then switch 12 should be raised, switch 10 lowered, and the program allowed to run. In this manner, block 06 will be checked continuously with different numbers until an error is detected or the switch configuration is changed.

Switches 14 through 17 define an address to be used in reference to the other switches. A switch configuration of 0000 will automatically check lines 03 through 07/17 depending on the setting of switch 13. An address of 0010 will initiate a punch-read phase. In this phase, five inches of leader are punched, followed by a marker character of 8 "ones" and 64 frames of random digits. When the last frame has been punched, another five inches of trailer is punched and the frames punched are read back into the machine and checked. During punch-out, there will be sufficient time for the operator to insert the tape in the mechanical reader so that reading may be started immediately on completion of punching. When an error is detected, the reader halts momentarily (about three seconds) and the light on the Flexowriter flashes. If the ENABLE switch is pressed while this light is on, the character just read may be viewed in the OPERATION and OPERAND lights on the console. By comparing the state of the lights against the frame just read, the operator may determine which read channel has failed. If the frame and display agree, then the error occurred during the punch phase. Raising the ENABLE switch will allow resumption of the test. When

## Table 4-1. (Sheet 9 of 10) PROBE I DIAGNOSTIC ROUTINE

the test is complete, the program returns to the beginning and halts with a line display of  $30)_{g}$ .

All other configurations of the address switches indicate which line is to be tested. Only the particular line indicated will be tested. Line 01 may be tested, but if the Octal Utility Package is in this line, it will be destroyed. When the program is loaded by bootstrap, a TRU command to 00002 is stored in sector 000 of line 01 so that control may be returned to the beginning of the program at any time by use of the I key. This TRU command is also in sector 000 of line 03 and, when line 01 is tested, this command will be moved to 00001 so that the operator may still return to sector 000 of line 02 even after destroying the former contents of line 01 by checking that line.

The following sub-table lists the command blocks by number (in octal) and the commands checked in that block. Commands which are not listed in this sub-table are considered to have been checked elsewhere, i.e., LAI, CIB, etc.

#### COMMAND BLOCK NUMBERS

Block Diagram	Commands Checked
01	IAC, IBC, ROT
02	LDC, CLA, ADD, SUB
03	MUP, DIV
04	MAC, AMC, EXF, AOC
0.5	LDP, STD, DPA, DPS, TOF
06	TAN, TBN, TCN, TRU, CLB
07	LDB, STB, EBP, IAM
10	LDA, CLC, STC, NAD, SAI
11	RSI, CAM
12	MLX, LST ( 26 , 1 )

# Table 4-1. (Sheet 10 of 10) PROBE I DIAGNOSTIC ROUTINE

#### COMMAND BLOCK NUMBERS (Continued)

Block Diagram	Commands Checked
13	RFU, DIU, TES (36)
14	LRS, GTB
15	NOP
16	SBR, LSD
17	BSI, STA
20	SQR

Table 4-2. (Sheet 1 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
000	000 0030;	HLT	= Start of program
001	00250702;	LDP	
003	00050000:	CONST	Clear A and put marker bit in B
003	000 0000;	CONST	
004	02057100;	MCL	Initialize
005	050 7710;	TES	
006	04751400;	ADD	Add 1 if switch lowered
007	000 00001	CONST	
010	052 2110;	LST	1
011	047 3602;	TBN	Exit if B negative
012	11250100;	IAC	<b>)</b>
013	125 0500;	LDA	
014	135\$1400;	ADD	/ Increment line
015	000 0001;	CONST	
016	145 1100;	STA	
017	04450100;	IAC	Return to next switch
020	04553700;	TRU	Read switches
021			
022	02350402;	LDC	Begin memory mode
023	000 0002;	CONST	
024	015 1000;	STC	Set first line = 04
025	034 2210;	RST	6
026	032 3602;	TBN	Switch 13
027	03050402;	LDC	
. 030	000 0043;	CONST	$\overline{S13}$ ; last line = 07
031	03451000;	STC	
032	03350402;	LDC	
033	000 0047;	CONST	S13; last line = 17
034	014 1000;	STC	
035	037 2200;	RSI	1

Table 4-2. (Sheet 2 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

, LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
036	042 3602;	TBN	Switch 12
037	04050402;	LDC	
040	076 3502;	TAN	S12; Disable setting of last line
041	04453702;	TRU	
042	04350402:	LDC	
043	015 1100;	STA	S12; Enable setting of last line
044	075 1002;	STC	
045	050 2210;	RST	2
046	05653702;	TRU	
047	000 1100;	STA	Save scanned word
050	05150502;	LDA	
051	000 0377;	CONST	Take one's complement
052	000 0377;	SUB	
053	100 7735;	TES	в. Р.
054	02253702;	TRU	
055	V-20-4 V . 1 V . 1 , 4		•
056	062 3602;	TBN	Switch 10
057	06050402:	LDC	·
060	00153702;	TRU	$\overline{S10}$ ; Set return for no halt
061	06453702;	TRU	
062	06350402;	LDC	
063	00053702;	TRU	S10; Set return for halt
064	264 1003;	STC	
065	072 2110;	LST	4
066	000 4500;	CLA	
067	075 2110;	LST	Save address only
070	003 5602;	CAM	If address = 0000, exit
071	077 7502;	TOF	to Write-Read II
072	023 1502;	SUB	Subtract 4,
073	001 3502;	TAN	If negative, return to rescan

Table 4-2. (Sheet 3 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
074	023 1402;	ADD	Not negative, restore address
075	015 1100;	STA TAN	Address = first line if 512
076	014 1100;	STA	Address = last line
077	12454400;	CLC	Set read mode and exit
100	10150402;	LDC	Begin command mode
101	000 0041;	CONST	Set index = 03
102	103 1037;	STC	
103	104\$4002;	EBP	For switch 13
104	37787720;	CONST	
105	110 3502;	TAN	
106	030 0402;	LDC	S13; set last line = 07
107	11153702;	TRU	
11.0	033 0402;	LDC	S13; set last line = 17
111	012 1000;	STC	ors, set last line - 1.
112	000 0100;	IAC	
113	033 4202;	AMC	Extract offaddress
. 114	000 0300;	ROT	
115	003 5602;	CAM	Exit if address = 0000
116	372 7503 <b>;</b>	TOF	
117	12055602;	CAM	
120	000 0001;	CONST	Exit to punch-read if address
121	265 7503;	TOF	= 0010
122	123 1137;	STA	Otherwise address to index
123	012 1100;	STA	And last line
124	372\$3703;	TRU	Exit to command mode
125	160 1002;	STC	Store phase constant
126	12780502;	LDA	
127	047 2646;	CONST	Prestore first random number
130	004 1100;	STA	/ Trestore mist random named
131	005 1100;	STA	

Table 4-2. (Sheet 4 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

		I SYMBOLIC I	
LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
132	141 3402;	TCN	Test phase constant
133	135 2100;	LSD	Was read, set write
134	160 1002;	STC	
135	005 0500;	LDA	Ki — Ko
136	004 1100;	STA	
137	155 0600;	LDB	First line to index
140	14351237;	STB	
141	143 2200;	RSI	
142	160 1002;	STC	Was write, set read
. 143	17153702;	TRU	
144	152 3402;	TCN	Test phase constant
145 .	14650702;	LDP	= read
146	000 0000;	CONST	
147	200 56001	CAM	Reset error counter (Ce)
150	007 1200;	STB	and prestore CAM
151	15453702;	TRU	
152	15350502;	LDA	
153	200 11001	STA	Prestore STA
154	156 1102;	STA	
155	16457100;	MCL	Put store-check sequence in line 00
156	200 11001	CAM STA	
157	24050400;	LDC	
160	377577771	CONST	Store and check sequence
161	244 7502;	TOF	biole and check sequence
162	250 3402;	TCN	
163	26653702;	TRU	
164	165\$0600:	LDB	With Ki
165	355865671	CONST	WITH IN
166	16750402;	LDC	
167	046 22331	CONST	= +2304555

Table 4-2. (Sheet 5 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
170	220\$3200;	MUP	Generate Ki + 1
171	004 0500;	LDA	
172	005 1100;	STA	× Ko → Ki
173	13753702;	TRU	
174	007 1000;	STC	(From 276) Ce + 1 = Ce
175	17651102;	STA	Save Nr = read phase number
176		CONST	Toda piano ilainoi
177	016 0500;	LDA	
500	20151502;	SUB	Prepare to pick up
201	000 5100;	CONST	Nw = write phase number
202	203 1102;	STA	
203	204 05001	LDA	Pick up Nw
204	165 1102;	STA	
205	016 0600;	LDB	With CAM in check sequence
206	000 4500;	CLA	
207	221 2110;	LST	
210	000 0100;	IAC	Save SSS in C
211	212 0637;	LDB	With index for LL
212	233 2110;	LST	16
213	000 0100;	IAC	Merge with SSS
214	227 2210;	RST	10
215	006 1200;	STB	Save for punch out
216	376 0706;	LDP	Save 37606 and 37706
217	22054400;	CLC	
220	22551200;	STB	Save B for next random number
221	010 1300;	STD	
222	012 1000;	STC	To reset space counter
223	306 0702;	LDP	Set space punch mode and
224	263 1302;	STD	limit = 5
225	22650600;	LDB	

Table 4-2. (Sheet 6 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
226	23653700;	TRU	Exit to store-check sequence
227	000 4500;	CLA	
230	234 2110;	LST	3, to extract one digit
231	006 1200;	STB	Save rest for later punching
232	000 4300;	CLB	
233'	000 4400;	CLC	Court Abolt to C
234	235 0000;	MAC	Copy digit to C
235	003 5602:	CAM	Is digit = 0?
236	000 4100;	GTB	To check parity
237	000 0100;	IAC	Return original digit to A
240	243 3402;	TCN	Parity odd or even?
241	245 1402:	ADD	Was even, add 1 At 17
242	241 7502;	TOF	Digit was zero, add again
243	25151402;	ADD	Add into WOC
244	245\$4500;	CLA	No error, reset Ce
245	000 0004;	CONST	= 1 at 17
246	24751100;	STA	In Ce
247	31353702;	TRU	Punch return
250	256\$0500;	LDA	With CAM/STA
251	000 1400;	CONST	WOC skeleton and delay number
252	277 2210;	RST	Put command in B
253	247 0502;	LDA	With punch return
254	376 1306;	STD	
255	251 0402;	LDC	To line 06 for punch-out
256	37653706;	TRU	
257	26051402;	ADD	<u> </u>
260	001 0000;	CONST	Increment sector
261	27651100;	STA	
262	000 6116;	woc	Carriage return
263	000 0000;	CONST	For punch limit

Table 4-2. (Sheet 7 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
264	000 6116;	woc	Space or carriage return
265	32153702;	TRU	Return
266	26750400:	LDC	With Ce
267	377577361	CONST	Limit = 8
270	27150100;	IAC	Save A in C
271	010 0000;	CONST	N = 1, for command mode
272	27355602;	CAM	
273	000 0042;	CONST	If Ce = 5, no further punching
274 ·	250 7502;	TOF	
275	337 1402;	ADD	Ce ≠ 5, exit to
276	17350100;	IAC	punch-out sequence
277	301 7502;	TOF	(From 261) overflow if last sector
300	16550600;	LDB	Not last sector, return to begin
301	302\$4500;	CLA	To reset Ce
302	303\$1137;	STA	(From 377) restore index
303	304\$0437;	LDC	With index
304	004537001	TRU	Return to begin of command mode
305	30751100;	STA	In Ce
306	377577761	CONST	Limit = 5,
307	000 6020:	woc	Space punch
310	311\$4202;	AMC	Extract off line number
311	000 0047;	CONST	From index register
312	33180300;	ROT	
313	263 0402;	LDC	
314	316 2200;	RSI	Increment digit counter
315	263 1002;	STC	
316	225 3402;	TCN	Return to punch if not through
317	264 0702;	LDP	Word done; punch space or
· 320	25453702;	TRU	carriage return and go to 321
321	264 0502;	LDA	With termination character

Table 4-2. (Sheet 8 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
322	262 5602;	CAM	
323	360 7502;	TOF	If carriage return, line done
324		LDB	Line not done, set punch
325	267 0602; 263 1202;	STB	Limit = 8
326		LDA	
327	012 0500;	TAN	Test space counter
330	365 3502; 267 1402;	ADD	
331		STA	Space counter +; make -
	012 1100;	TRU	Space counter +, make -
332	341\$3702;	K	
333	334\$5600;	CAM	(From 312) compare
334			index with last line
335	357.7502;	TOF	
336	33751402;	ADD	Not last line, increment
. 337	000 0040;	CONST	index and return to begin
340	163\$1137;	STA	
341	165 0602;	LDB	Since space counter +,
342	165 0402;	LDC	Pick up Nw
343	345 2110;	LST	Extract sign
344	006 1200;	STB	
345	352 3402;	TCN	Check sign of Nw/Nr
346	34750702;	LDP	
347	000 6036;	woc	Sign positive, punch +
350	225\$3702;	TRU	organ positive, punem .
351	25453702;	TRU	
352	35350702;	LDP	· 1
353	000 6037;	woc	
354		TRU	Sign negative, punch -
355	225\$3702; 254\$3702;	TRU	
356			•
357	36050400;	LDC	Pick up phase constant

Table 4-2. (Sheet 9 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
360	37050700;	LDP	(From 323) restore 37606 & 37706
361	137 7711;	TES	Stay in write phase & return if S11
362	36353702;	TRU	Proceed if S11
363	141 3402;	TCN	Test phase constant
364	262\$3703;	TRU	Exit from memory mode
365	262 0502;	LDA	(From 327) space counter
366	264 1102;	STA	-, prestore C/R punch
367	176 0602;	LDB	
370	176. 0402;	LDC	Pick up Nr
371	34353702;	TRU	
	376 1306;	STD	
372		TRU	Restore 37606 & 37706
373 374	250S3702; 011 0500;	LDA	(Command mode) pick up N
		RST	( command sure as, prom ap 1
375	016 2210;	IAM	Nindex, save index
376	000 2537; 302500001		
377	, , , , , , , , , , , , , , , , , , , ,	HLT.	Halt & display N
			·
!			
*			·
			•
<u> </u>	<u> </u>		

Table 4-2. (Sheet 10 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
00003\$	00053702;	TRU	Return to beginning
001	011 1100;	STA	(From 37303)set first block(N = 1)
002	127 0502;	LDA	Prestore first random number
003	006 1100;	STA	
.004	005\$71001	MCL	Move test to indexed line and
005	006837001	TRU	transfer there
006	167 0602;	LDB	
007	006 0400;	LDC	Generate random number
010	040 3200;	MUP	
011	006 1200;	STB	
012	010 1100:	STA	
013	011 0500;	LDA	
014	15514001	ADD	Assemble jump command for
015	051837001	TRU	transferring to block N
016	020 11001	STA	
017	010 0500;	LDA	Pick up random number
020	251537001	TRU	Transfer to block N
021	010 5600;	CAM	Transfer to 032 ERROR SEQUENCE
022	032 75001	TOF	if no error
023	017 7711;	TES	Switch 11: repeat if error
024	025537001	TRU	halt & display N if error
025	011 0500;	LDA	Pick up block number
026	047 2210;	RST	
027	031 2537;	IAM	Save index
030	000 00001	HLT	Halt and display N
031	033 2537;	IAM	Restore index
032	011 0500;	LDA	Pick up N
033	034556001	CAM	. Test for maximum N
034	200 0000;	CONST	>
035	254 75001	TOF	Transfer to 254 if through

Table 4-2. (Sheet 11 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
036	041 7712;	TES	S12: Do not increment N
037	271 1402;	ADD	S12: Increment N
040	011 1100;	STA	3 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
041	043 7710;	TES	S10: Halt and display N
042	00453703;	TRU	S10: Continue in Sequence
043	37453702;	TRU	
044	045 0437:	LDC	Pick up index
045	033 4202;	AMC	Extract off line number
046	000 0300;	ROT	
047	012 5600;	CAM	Is this last line?
050	001 7502;	TOF	Transfer to 00102 if last line
051	337 1402;	ADD	Not last line; increment index
052	053 1137;	STA	
053	271 0502;	LDA	Set N = 1
054	011 1100;	STA	
055	04183703;	TRU	Return to test S10
056	060 7710;	TES	(From 256LL)
057	044537001	TRU	Halt and display N if S10
060	05680030;	HLT	
	•:		

Table 4-2. (Sheet 12 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
254	و 0500 0500	LDA	(From 035LL) Change
255	127 1102;	STA	original random number
256	056537001	TRU	original random namos.
257	25356000;	woc	(From 371LL)
260	174 0402;	LDC	Flash light and display
261	256\$5100;	RTK	Input character
565	005 0500;	LDA	
263	127 1102;	STA	Change random number and return to scan switches
264	00053702;	TRU	
265	127 0502;	LDA	Begin punch-read: initialize
266	007 1100;	STA	First random number
267	000 4500;	CLA	Set punch phase
270	010 1100;	STA	Sot punon phase
271	104 0602;	LDB	Set limit = 64
272	006 1200;	STB	
273	27450703;	LDP	
274	000 6000;	woc	To punch leader
275	30153703;	TRU	
276	074 0402;	LDC	With large delay number
277	376 1306;	STD	£
300	37653706;	TRU	Punch 5 inches of leader
301	010 0400;	LDC	Transfer to 31303 if read phase
302	313 3403;	TCN	Transfer to 31303 if read phase
303	007 0500;	LDA	Pick up first random number
304	011 1100;	STA	Tion up into raindon named
305	306\$0703;	LDP	Punch 8-channel marker
306	000 6737;	wod	
307	33653703;	TRU	and go to 33603
310	31150403;	LDC	Delay
311	000 2000;	CONST	= +0004000

Table 4-2. (Sheet 13 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	BYMBOLIC OP CODE	REMARKS
312	27753703;	TRU	
313	011_0500;	LDA	Initiate read phase
314	007 1100;	STA	
315	31650503;	LDA	Turn read switch off
316	32785503;	LAI	(To remain off until marker is read
317	321 1103;	STA	
320	32254500;	CLA	Enter read sequence
321	36485503;	LAI	
322	32055200;	RPT	
323	324 5200;	RPT	Read one frame
324	323 7736;	TES	
325	322 7736;	TES	
326	324S5700 <b>;</b>	CIB	/ ·
327	000 01771	CONST	LAI mask
330	327 5603;	CAM	Transfer to 33303 when
331	333 7503;	TOF	marker frame is read
332	322\$4500;	CLA	Return to read sequence
333	33480503;	LDA	Marker has been read;
334	364\$5503;	LAI	Turn read switch on
335	321 1103;	STA	
336	007 0600;	LDB	
337	167 0402;	LDC	Generate next random digit
340	370 3200;	MUP	
341	007 1200;	STB	Save LSH for next number
342	000 0100;	IAC	Extract off eight bits
343	327 4203;	AMC	
344	010 0400;	LDC	Transfer to 36203 if read phase
345	362 3403;	TCN	.
346	375 2110;	LST	Assemble into WOC command
347	251 1402;	ADD	

Table 4-2. (Sheet 14 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
350	375 2210;	RST	
351	35250503;	LDA	Set return address
352	355\$3703;	TRU	
353	251 0402;	LDC	With delay
354	27753703;	TRU	Out to punch digit
355	006 0500;	LDA	Return from digit punchout
356	, 007 1402;	ADD	
357	006 1100;	STA	Increment frame counter
360	336 3503;	TAN	Return to 33603 if not done
361	27051000:	STC	Through; restore counter
362	012 1200;	STB	(From 34405) Save random
363	32254500;	CLA	digit and return to read
364	000 01771	CONST	LAI mask
365	012 5600;	CAM	Enter here after marker frame
366	374 7503;	TOF	read; go to 37403 if no error
367	372 2110;	LST	Error: assemble input character
370	250 1403;	ADD	into WOC command & go to 26003
371	25751103;	STA	
372	271 0502;	LDA	(From 12402) pick up N = 1
373	00153703; E	TRU	Go to beginning of command mode
374	006 0500;	LDA	Pick up frame counter
375	007 1402;	ADD	Increment
376	006 1100;	STA	Restore counter
377	336 3503;	TAN	Return if not last frame
	;		•

Table 4-2. (Sheet 15 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
06103	06250100;	IAC	BLOCK 01
063	06450200;	IBC	
065	01780300;	ROT	
			DI OCK 03
07103	010 0400;	LDC	Put number in C
072	073\$4500;	CLA	Zeros to C
074	07580100;	IAC	Number to A
076	023 34001	TCN	If C negative, error
077	020 14001	ADD	Test ADD and SUB
100	020515001	SUB	1000 1100 4110 000
	· .		
10103	07450100;	IAC	BLOCK 03
075	102542001	AMC	Number to C, copy to B
102	-7777777	CONST	
103	132 3200;	MUP	Check MUP, DIV
104	133 3100;	DIV	
. 105	107 36001	TBN	If negative, correct quotient
106	01750300;	ROT	Return to check
107	030 16001	DPA	DIV correction
110	01750300;	ROT	Return to check
030	+0000001	CONST	
11103	000 4400;	CLC	Copy number to C
112	113 0000;	MAC	
113	11.4\$42001	AMC	Copy number to B
114	-7776000	CONST	
115	000 0200;	IBC	
116	114 47001	EXF	Check AMC, EXF, AOC
117	114 46001	AOC	
120	01750300;	ROT	Return to check

Table 4-2. (Sheet 16 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	RENARKS
12103	114 06001	LDB	Negative number BLOCK 05
122	124 36001	TBN	to B
123	023537001	TRU	If TBN fails, error
124	017 16001	DPA	Check DPA, STD
125	000 1300;	STD	Glieck DI A, GIZ
126	0615450 <b>0</b> ;	CLA	
062	06354300;	CLB	
064	066556001	CAM	Check for zero
066	+0000000	CONST	after CLA
067	127 75001	TOF	alter CDA
070	023537001	TRU	Error if TOF fails
127	000 0700;	LDP	Check LDP, DPS
130	017517001	DPS	Sheck Edi , Di o
13103	07254300;	CLB	Zero to C
073	13150200;	IBC	2610 10 0
132	133 0000;	MAC	Copy A to C
133	102 42001	AMC	Copy C to B
134	157 35001	TAN	If A positive then
135	023 36001	TBN	B and C must be also
136	023 34001	TCN	If not, error
137	032537001	TRU	Continue to next block
157	167 36001	TBN	A was negative, B must
160	023537001	TRU	be or else error
167	032 34001	TCN	A and B negative, C must
170	023537001	TRU	be or else error
			·

Table 4-2. (Sheet 17 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
14103	127 06001	LDB	With 7 at 14 BLOCK 07
142	004 1200;	STB	Save in F04
143	145 2500;	IAM	Interchange random number & F04
144	114 40001	EBP	Extend bit 12 to sign bit
145	147 35001	TAN	A must now be negative,
146	023537001	TRU	other wise error
147	004 0500;	LDA	Pick up original number
150	021537001	TRU	and return to check
15103	000 4400;	CLC	Set C = 0
152	226 2000;	NAD	Normalize then rescale
153	227 2300;	SAI	(C) should = 0
154	000 0100;	IAC	Number to C, then to F00
155	000 1000;	STC	Number to 0, then to 1 vo
156	02050500;	LDA	Pick up number & return to check
			BLOCK 11
16103	000 4400;	CLC	Set C = 0
162	203 2200;	RSI	Right shift 16 places
163	000 0100;	IAC	(C) should now be +0000020
164	245 5602;	CAM	Check to see if it is
165	032 75001	TOF	
166	023537001	TRU	To error sequence
. 24502	+0000020	CONST	
20103	000 5300;	RFU	sRf, sTf
202	023 7736;	TES	Should not transfer
203	000 5000;	DIU	rRf, rTf
204	032 7736;	TES	Should now transfer

Table 4-2. (Sheet 18 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
17103	177\$26001	MLX	Move block to 07  BLOCK 12
177	17253707;	TRU	Wove block to 01
172	010 0400;	LDC	With random number
173	245 0602;	LDB	With 1 at 17
174	223 3200;	MUP	Should shift right 17 places
175	217 2110;	LST	Back 17 places
176	021837001	TRU	Out to check
·			
21103	200 05001	LDA	Constant to A BLOCK 14
200	+022222	CONST	
212	215 3320;	LRS	Parity is even therefore
213	023_35001	TAN	A should be positive
214	000 4100;	GTB	
215	216556001	САМ	Check GTB
216	<b>~</b> 7707070	CONST	1
217	022537001	TRU	
	No. 11.		
22103	14052400;	NOP	BLOCK 15
140	22052400;	NOP	Check NOP and Oc
220	02152400;	NOP	
			DI OCK 14
23103	22154400;	CLC	Set C = 0 BLOCK 16
555	226 3300;	SBR	Should clear A
223	066 56001	CAM	Check for A = 0
224	226 75001	TOF	
225	023537001	TRU	A not equal to zero; error
226	233 2100;	LSD	See if C decrements; since
227	032 34001	TCN	C was zero, should now be neg.
230	023\$37001	TRU	Error exit if C not negative
066	+0000000	CONST	

Table 4-2. (Sheet 19 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
24103	245 11001	STA	Put number in 245 BLOCK 17
242	102 04001	LDC	Put all 1's in F05
243	005 1000;	STC	Fut all 18 in 103
244	246\$7300;	BSI	If no external buffer, $245 \rightarrow F05$
245	+0000000	CONST	
246	005 0500;	LDA	Pick up BSI'ed word
247	021537001	TRU	Out to error check
102	-7777777	CONST	
25103	032 35001	TAN	Reject if number neg. BLOCK 20
252	20480100;	IAC	
205	010 0600;	LDB	Square number
206	235 3200;	MUP	
207	235 3000:	SQR	Take square root
210	23051700;	DPS	Subtract original number
232	000 0300;	ROT	difference should be no  →A: more than 2 <sup>-21</sup>
233	030 56001	CAM	Check for + 2 <sup>-21</sup>
234	032 75001	TOF	
235	066 56001	CAM	Check for zero
236	032 75001	TOF	
237	102_56001	CAM	Check for - 2-21
240	022537001	TRU	

Table 4-3.
ABBREVIATIONS USED IN PROBE I FLOW DIAGRAM

RETN	Return
STRT	Start
PR	Punch Read
MEM	Memory
СОМ	Command
ES	Error Sequence
CAM/STA	Compare A and M/Store A
TOF	Transfer on Overflow
OF	Overflow
ВР	Breakpoint
SSS	Three digit symbol to indicate sector number
LL	Two digit symbol to indicate line number




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 1 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 2 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 3 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 4 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 5 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 6 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 7 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 8 of 8)

#### D. BOOTSTRAP DIAGNOSTIC ROUTINES

After the particular failure area has been defined by the PROBE I diagnostic routine, it is desirable to use a bootstrap test routine together with an oscilloscope and the applicable logic diagrams to further identify the marginal components. The applicable bootstrap diagnostic routines are described in this paragraph. These routines are given in listable octal format and their bootstrap serial binary format. Tapes supplied with standard technical literature kits are punched in bootstrap binary format, and punched at the end of each tape is an extra filler bit (zero) and a stop code.

To check the commands, it is necessary to enter simple programs, such as those shown on the following pages, in the basic bootstrap format. The steps for entering a program are as follows:

- 1) Insert the tape in the reader.
- 2) Turn computer power on.
- 3) Turn Flexowriter power on.
- 4) Turn FILL switch on the front of computer to the ON position.
- 5) Press ENABLE switch then BREAKPOINT switch to reset the parity flip-flop, then release the BREAKPOINT switch. The computer will now read the tape.
- 6) When the tape stops, turn the FILL switch to off position.
- 7) To start computer operation under computer control, press ENABLE switch on Flexowriter to down position.
- 8) On Flexowriter strike "I" key, then depress BREAKPOINT switch.
- 9) Release BREAKPOINT switch.
- 10) Release ENABLE switch. Computer operation will begin. At 2006 (1)

A command list showing operations, mnemonic and numeric codes, and descriptions is provided in Table 4-4.

Table 4-4.

COMMAND LIST OF OPERATIONS AND CODES

Operation	Mnemonic Code	Numeric Code	Description
Arithmetic	ADD SUB DPA DPS SQR DIV	14 15 16 17 30	Add Subtract Double Precision Add Double Precision Subtract Square Root Divide
	DVR MUP CLA CLB CLC GTB CAM	31 32 45 43 44 41 56	Divide Remainder Multiply Clear A Clear B Clear C Gray to Binary Compare A and M
Transfer	TAN TBN TCN TRU TOF TES	35 36 34 37 75 77	Transfer if A Negative Transfer if B Negative Transfer if C Negative Transfer Unconditionally Transfer on Overflow Transfer on External Signal
Loading & Storing	LDA LDB LDC LDP IAC IBC	05 06 04 07 01 02	Load A Load B Load C Load Double Precision Interchange A & C Interchange B & C
	ROT IAM STA STB STC STD MCL MLX	03 25 11 12 10 13 71 26	Rotate Interchange A & M Store A Store B Store C Store Double Precision Move Command Line Block Move Line X to Line 7
Logical & Shifting	EBP AMC MAC AOC EXF NAD LSD RSI SAI SBR	40 42 00 46 47 20 21 22 23 33	Extend Bit Pattern AND M & C Merge A into C AND OR Combined Extract Field Normalize and Decrement Left Shift and Decrement Right Shift and Increment Scale Right and Increment Shift B Right
Control	NOP HLT	24 00	No Operation Halt
Input- Output	DIU RTK RPT RFU LAI CIB WOC PTU BSO BSI	50 51 52 53 55 57 6X 70 72 73	Disconnect Input Unit Read Typewriter Keyboard Read Paper Tape Read Fast Unit Load A From Input Buffer Clear Input Buffer Write Output Character Pulse to Specified Unit Block Serial Output Block Serial Input

#### D-1. LOAD, STORE AND CLEAR REGISTERS

The A, B, and C Registers are successively loaded, stored and cleared. Each is loaded with a different pattern of bits. The A Register is stored in sector 006, the B in 010 and the C in 012.

		L C 1 1:	<del></del>
Location	Instruction	Symbolic Op Code	Remarks
377	000S0501;	LDA	
0	012S4552;	[CLA]	(A) 10000101011001010101010
1	002S0601;	LDB	
2	+6314631		(B) 10110011001100110011001
3	004S0401;	LDC	
4	+3434343		(C) 10011100011100011100011
5	006S1101;	STA	
6	-7777777		
7	010S1201;	STB	
10	+0000000		
11	012S1001;	STC	
12	-7777777		
13	014S4500;	CLA	
14	+0000000		]
15	016S4300;	CLB	
16	+0000000		<b>1</b>
17	376S4400;	CLC	

# D-2. LOAD AND STORE DOUBLE PRECISION

The A and B Registers are first loaded double precision and then stored.

Location	Instruction	Symbolic Op Code	Remarks
377	+0000000		
0	001S0701;	LDP	
1	-2525252		
2	+6314631		
3	376S1301;	STD	

### D-3. INTERCHANGES

The A, B, and C Registers are loaded and then interchanged, first with a ROT, then with an IAC and IBC. The net result of these is that after one complete memory recirculation, each register should contain its original pattern.

Location	Instruction	Symbolic Op Code	Remarks						
377	000S0100;	IAC							
. 0	002S0701;	LDP							
1	005S0200;	IBC							
2	-2525252	CONST	(A)	1101010101010101010101010					
3	+6314631	CONST	(B)	10110011001100110011001					
4	005S0401;	LDC	1	:					
5	+3434343	CONST	(C)	10011100011100011100011					
6	375S0300;	ROT	1						

# D-4. ADD AND SUBTRACT IN SINGLE AND DOUBLE PRECISION

The A and B Registers are first loaded with constants. A constant is added to A. A double precision constant is added to A and B, and another constant subtracted from A and B. Finally, a constant is subtracted from A alone and the cycle repeats.

Location	Instruction	Symbolic Op Code	Remarks
377	+1010102	D <sub>4</sub>	
0	001S0701;	LDP	D <sub>0</sub>
1	-5454540	D <sub>0</sub>	
2	+4646460	D <sub>0</sub> '	
3	004S1401;	ADD	$D_1$
4	+0202022	D	
5	006S1601;	DPA	D <sub>2</sub>
6	-0404042	D <sub>2</sub>	
7	+1010100	D_!	
10	011S1701;	DPS	D <sub>3</sub>
11	-1414141	D <sub>3</sub>	
12	+1414140	D <sub>3</sub> '	
13	377S1501;	SUB	D <sub>4</sub>

This chart shows contents of  $\boldsymbol{A}$  and  $\boldsymbol{B}$  Registers after each of the five operations.

D-4

	_																						
	S	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
LDP	1	1	0	1	1	0	0	1	0	1	1	0	0	l	0	1	1	0	0	0	0	0	(B) D <sub>0</sub>
	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	0	0	0	(A) D <sub>0</sub> '
ADD	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	- 0	0	1	0	0	1	0.	D <sub>1</sub>
	· 1	1	0	1	1	0	0	1	0	1	1	0	Ó	1	0	1	1	0	0	0	0	0	(B)
	0	1	0	1	0;	0	0	1	0	1	0	0	0	1.	0	1	0	0	Q	0	1	0	(A)
DPA	1	0	0	0,	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	1	0	D <sub>2</sub>
	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	:0	0	0	0	D <sub>2</sub> '
	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	1	0	(B)
	0	1	1	0	0	0	0	1	1	0	0	0	0	l	1	0	0	.0	0	0	1	1	(A)
DPS	1	0	0 %	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	D <sub>3</sub>
	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	D <sub>3</sub> '
	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	0	1	(B)
	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	1	0	(A)
SUB	0	0	0	1	0	0	0	0	0	1	: 0	0	0	0	0	1	0	0	0	0	1	0	D <sub>4</sub>
	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	0	1	(B)
,	0	0	1	1	1	, 0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	(A)

#### D-5. TRANSFERS

The C Register is loaded with a negative number and the A Register is cleared. A negative constant is added to A and the sign of C tested. Since it is negative, a transfer is made to a TES Breakpoint which, if on, will transfer back to the CLA and start again. If the Breakpoint is off, the overflow is tested, and since it is now off, the negative constant is again added to A. The program cycles in this loop with a TCN (34) command displayed on the console until A overflows and goes positive.

The TOF will cause a transfer to a ROT which moves the negative constant to B and the positive constant to C. The program starts again with the CLA and ADD except that this time the C Register is positive so control passes through the TCN to a TBN (36) which will appear on the console until A overflows.

When A overflows this time, the positive constant from C is rotated to B and the constant from A to C. The CLA and ADD begin again, and now control passes through both the TCN and TBN to a TAN which appears as a 35 on the console. This time, control does not pass through the TES or TOF before adding, so when A overflows and becomes positive, the TAN does not transfer; instead, a TRU carries control back to the start of the routine in sector 000.

D-5

Location	Instruction	Symbolic Op Code	Remarks						
377	000S0300;	ROT	002						
0	001S0401;	LDC	- N						
1	-2525252	- N							
2	004S4500;	CLA	005						
3	002 7735;	TES	B.P. 002						
4	377 7501;	TOF	377						
5	066S1401;	ADD							
6	~7770000	-77							
7	003 3401;	TCU	003						
10	003 3601;	TBN	003						
11	005 3501;	TAN	005						
12	000S3701;	TRU	000						

### D-6. LOGICAL COMMANDS

The A Register is loaded with a constant which is modified by an EBP command and then moved to C. From C, part of the pattern is modified and moved to B with an AMC. Additional bits from C are moved to B with an AOC. The result in B is partially cleared with an EXF command and the process begins again in A.

****		7 1 1.	
Location	Instruction	Symbolic Op Code	Remarks
377	-6564040	S	
0	001S0501;	LDA	N
1	-0202026	N	
2	003S4001;	EBP	М
3	-1414146	M	
4	005S0100;	IAC	
5 ,	+0000000		
6	007S4201;	AMC	Q
7	+1414147	Q	
10	011S4601;	AOC	R
11	+0706077	R	
12	377S4701;	EXF	S

This chart shows the contents of the A and B Registers after each of the five operations.

								·			D-6	,											4
-	S	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
LDA	1	0	0	0	0	1	0	0	0.	0	,Q	1	0	0	0	0	0	1	0	1	1	0	N
į ,	1	0	0	0	0	1	0	0	0	0	.0	1	0	0	0	0	0	1	0	1	. 1	0	(A)`
EBP	1	0	0	1	1	0	O	0	0	1	1	0	0	0	0	1	1	0	0	1	1	0	М
	0	0;	0	. 1	.1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(A)
IAC	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(C)
AMC	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	. 0	0	1	1	1	Q
	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	(B)
AOC	0	0	0	0	1	1	1	0	0	0	1	1	0	0	0	0	1	. 1.	1	1	1	1	R
	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(B)
EXF	1	1	1	0	1	0	1	1	1	0	1	0	0	0	0	0	1	0	0	0	0	0	s
	0	0	0	1	0	1	0	0	0	1	0	1	0	0	0	1	0	1	0	0	0	0	(B)

### D-7. SHIFTING (UNCONDITIONAL)

The A and C Registers are cleared and B is loaded with a pattern of bits. If the Breakpoint is up, a left shift and decrement is executed for two sectors and the sign of B tested. The B Register will be negative so control goes back to the TES Breakpoint and another shift is executed. This continues until B is positive, and then a right shift and increment moves the pattern two bit positions into B. This should make B negative, so control will go back to the right shift until a zero is shifted into the sign of B. When B is positive, control goes back to the left shift. If the Breakpoint is down the shifts will be without incrementing or decrementing C and will only execute for one sector.

Location	Instruction	Symbolic Op Code	Remarks
377	00 <b>4</b> S0601;	LDB	-B 005
0	010S4500;	CLA	011
1	003 7735;	<b>P</b> ⊢TES	В.Р.
2	005S2100;	LSD	¬ 2
3	005S2110;	≯LSO	<del>- </del> 1
4	-7355143	-B	-B
5	001 3601;	TBN	
6	010 7735;	r ⊢TES	В. Р.
7	012S2200;	RSI	<del></del>
10	012S2210;	▶RSO	-  1
11	376S4400;	CLC	377
12	006 3601;	TBN	4
13	001S3701;	TRU	001 0
		<u> </u>	

### D-8 SHIFTING (CONDITIONAL)

This routine operates similar to D-7 in that it shifts back and forth from A and B. First, a negative number is loaded into B, and A and C are cleared. A normalize and decrement of three is executed and the sign of B tested, if negative, another NAD is executed. Going in steps of three, it will take seven full shifts plus a one-bit shift to normalize the number. In this way, both the normal shifting feature plus the conditional terminating feature of the NAD are tested. The B Register should be positive when the number is normalized.

During normalization, the C Register will have been decremented to the negative of the number of normalizing shifts required. It should be possible by now, executing scale right and increment commands in steps of three, to move the number back to its original condition with A and C equal to zero.

When C is scaled to zero, control will go back to the NAD loop. If the BREAKPOINT is pressed, computation will hang up in a TES loop after either normalizing or scaling.

D-8

Location	Instruction	Symbolic Op Code	Remarks					
377	003S2000;	NAD	003					
0	000S4500;	CLA	001					
1	011S0601;	LDB	-N 012					
2	006S2300;	r≯SRI	006					
3	377 3601;	TBN	377					
4	004 7735;	TES	B. P. 004					
5	022S3701;	TRU						
6	002 3601;	L <sub>TBN</sub>						
7	007 7735;	TES	B. P. 007					
10	377S3701;	TRU	377					
11	-7153514	-N	-N					
12	376S4400;	CLC	377					
			·					

### D-9. CAM AND GTB

A number is loaded in A and compared with itself. If overflow occurs, the number is converted from Gray code to binary and compared to the correct result. If overflow occurs, control goes to a Breakpoint test. If Breakpoint is up, the routine starts again; if Breakpoint is down, the binary number is compared with the original number and overflow should not occur.

When comparing the converted number with the correct result, if overflow does not occur the sign of A is tested, and if negative, a transfer is made to 000 with a TAN (35) if not negative, the transfer will be a TBN (36).

Location	Instruction	Symbolic Op Code	Remarks						
377	002 7735;	TES	B. P. 002						
0	001S0501;	LDA	$N_{G}$						
1	+5252525	N <sub>G</sub>	$^{ m N}_{ m G}$						
2	003S5601;	CAM	$N_{G}$						
3	+5252525	N <sub>G</sub>	$^{ m N}_{ m G}$						
4	006 7501;	ГТОЕ							
5	002S3701;	TRU	002						
6	007S4100;	▶GTB							
7	+0000000								
10	011S5601;	CAM	N <sub>B</sub>						
11.	-1463146	N <sub>B</sub>	N <sub>B</sub>						
12	377 7501;	TOF	377						
13	000 3501;	TAN	000						
14	000S3601;	TBN	000 S						

### D-10. TO TEST INDEX REGISTER, HLT, MAC, AND NOP

The A and C Registers are cleared and A stored in the Index Register.

A and C are OR gated into C and computation halts, displaying the contents of the Index Register in the OPERAND lights. When parity is cleared, a NOP is executed and the contents of the Index Register picked up, incremented by one and restored. Then another MAC and halt are executed.

This process continues each time the parity is cleared. The Ar will show a count, and the Cr a buildup from the right.

Location	Instruction	Symbolic Op Code	Remarks
377	000S1401;	ADD	001
0	001S4540;	CLA	002 (300 530 11: 0010 10 00 010)
1	002S1137;	STA	I. R. 003
2	000S4400I	CLC	001
3	004S0000I	MAC	005
4	006S2400I	NOP	006
5	004S0000I	HLT	004
6	376S0537;	LDA	I. R. 377

### D-11. MOVE LINE AND IAM

The Index Register is cleared to zero and line 01 is moved to 00. Then the Index Register is incremented by one and another MCL is executed. This continues through line 36, and then the MCL is changed to a MLX by means of an IAM. Using the Index Register, each line from 00 through 36 is moved to line 07 and the routine then repeats.

If the Breakpoint is down, the program halts after each move and displays the line moved.

Location	Instruction	Symbolic Op Code	Remarks
377	000S0100;	_IAC	
000	002S0501;	LDA	x
1	004S1401;	₽ <sub>ADD</sub>	Ŋ
2	010S7100I	x	(MCL) I
3	005S4400;	Lcrc	<b>→</b>
4	+0200002	N	N +.020 0002
5	006S0100;	IAC	
6	010S2501;	IAM	
7	010S2600I	MLX	I4
010	003 7501;	TOF	
1	013 7735;	TES	35
2	376S1037;	►STC	37 377
3	012S0000I	HLT	

### D-12. MULTIPLY, DIVIDE AND SQUARE ROOT

This routine executes in line 00, therefore it is not possible to single step and always obtain the correct answer. However, all pertinent operations occur in the first  $073)_{Q}$  sector times.

The same number is loaded into the B and C Registers and garbage into A. A multiply for 22-word times is executed, and the result in A compared to the correct result. The overflow is not tested, but it may be observed on the console. After the multiply, if the Breakpoint is up, a divide for 22-word times is executed and the remainder in A compared with +0000000. If the Breakpoint is down, a square root for 21-word times is executed and the remainder in A compared to +0000000. When executing the divide, the comparison is true and the overflow occurs. The square root has a remainder of -7777777), and will not compare.

By observing sector time  $073)_8$ , the results of both the divide and square root may be seen.

Location	Instruction	Symbolic Op Code	Remarks
377	+5252525	x <sub>B</sub>	x <sub>B</sub>
0	014S7100;	X <sub>A</sub>	MCL
l	030S3200;	MUL	S = 22 030
2	+3434343	Y <sub>1</sub>	$\mathbf{Y}_{1}$
3	045 7735;	TES	B.P. 045
4	073S3100;	DIV	S = 22 073 R: (A) = +000000
5	073S3000;	SQR	S = 21 073 R: (A) = -777777
6	+0000000	Y <sub>2</sub>	Y <sub>2</sub>
7	111S0400;	LDC	X <sub>C</sub>
010	042S5600;	CAM	Y 043
1	+5252525	X <sub>C</sub>	X. <sub>C</sub>
2	377S0701;	LDP	X <sub>A &amp; B</sub> 001
3	106S5600;	CAM	Y <sub>2</sub> 107
4	107S7500;	TOF	

### D-13. RTK, RPT, LAI, WOC AND CIB

After pressing the "I" key and raising the ENABLE switch, the Flexowriter light will come on and a character may be typed. This character will be loaded into the A Register, added to a WOC, and the WOC used to display it on the console for about two seconds. After the WOC, a HLT with a line number of 13) will occur.

When parity is cleared, another character may be entered. The character will come from the tape reader if the Breakpoint is down, and from the keyboard if the Breakpoint is up.

Location	Instruction	Symbolic Op Code	Remarks
377	010 0013;	D	HLT
000	000S4500;	CLA	
1	001S5700;	CIB	
2	004 7735;	TES	В. Р.—
3	006S5100;	FRTK	
4	006S5200;	RPT	4
5	+0000377	M	М
6	010 7736;	TES	36 ◀──
7	005S5501;	L <sub>DLAI</sub>	М ———
010	010S4300;	CLB	
. 1.	014 2110;	LSO	2.
2	013S1401;	ADD	
3	377S6000;	WOC	0 377
4	377 0401;	LDC	D
5	016 1101;	STA	\$ + 1

### D-14. FLEXOWRITER TYPING AND PUNCHING.

Both lines 05 and 06 must be present for this test. Every possible character from 000 through 377)<sub>8</sub> will be typed, then punched. Some of these are not valid keyboard characters and will not print but all should be punched.

Location	Instruction	Symbolic Op Code	Remarks
377	001S3706;	┌ TRU	06
0	017S7106;	MCL	06 017 mouse 00101 + 01601 to 00106-0160
1	002S0406;	LDC	D <sub>2</sub>
2	+0002424	D <sub>2</sub>	D <sub>2</sub>
3	000 6000;	woc	000
4	005S1406;	ADD	С
5	+0000004	С	С
6	007S5606;	CAM	E
7	000 7000;	E	E
010	000 7501;	TOF	I
1	003 1106;	STA	06
2	376 1105;	STA	05
3	014S0406;	LDC	D <sub>1</sub>
4	+0003232	D	D <sub>1</sub>
5	015 7737;	TES	37
6	376S3705;	TRU	05 376
7	003 0501;	LDA	WOC 0
020	012S7105	MCL	→ 05 012 khm 01101 → 2m 5

# D-15. DIV, RFU AND RfTf TEST

A DIV is given, followed by a TES 36)<sub>8</sub> which sould be true. Then an RFU and a TES 36)<sub>8</sub> which should now be false. If the TES 36)<sub>8</sub> is false, after the DIV, a halt will occur with 50-37 displayed. This means that the RFU did not set either Rf or Tf. When the program runs correctly, a 53-00 is displayed.

Location	Instruction	Symbolic Op Code	Remarks
377	001 7736;	TES	36 <del>₁&lt;</del> ₁
000	001S5000;	DIU	
1	376S5336;	RFU	i-lerror hlt
2	004 7736; L	TES	36 <del>- &lt;-</del>
3.	001S5036;	DIU	ERROR HLT
4	376S5300;	RFU	<b>~</b>

### D-16. PTU

Two PTU's are executed, each for approximately 3 ms. One has a line number of  $37)_8$ , the other 00.

Location	Instruction	Symbolic Op Code	Remarks
377	000S7037;	PTU	37
0	377 <b>S</b> 7000;	PTU	0

### D-17. BSO, BSI

After pressing the "I" key, a BSO from line 01 is executed for 3 ms, and as long as the Breakpoint is up, Block Serial Inputs will continue. If the Breakpoint is down, after the first BSO, then BSI's will be executed until it is raised.

Location	Instruction	Symbolic Op Code	Remarks
377	001 7735;	TES	35
0	377S7201;	BSO	
1	377S7301;	BSI	

### D-18. FLEXOWRITER FORMAT

If the tapes which are punched in bootstrap binary format are reproduced on a Flexowriter they will appear in serial binary Flexowriter format as shown in Figure 4-2. The type-outs D-1 through D-17 relate directly to paragraphs D-1 through D-17. In this format, H = binary one and 0 = binary zero.

Figure 4-2 Serial Binary Flexowriter Format

(Bootstrap Diagnostic Routines)

D-8

D-11

D-5

D-1

6

D-14

### E. TROUBLESHOOTING

A general guide to the troubleshooting sequence for the PB250 Computer is provided in Figure 4-3. Further information regarding the numbered blocks, is given in the following paragraphs.

# E-1. VOLTAGES (BLOCK (1))

Proceed as follows:

- a) Turn on power supply and check meter for NOMINAL voltage reading.
- b) Using a voltmeter take voltage readings on the power busses. If the readings are within 5%, no adjustments should be made. The indicator lamps on the front panel should be lit. If the readings are in excess of 5%, reference must be made to the PS-7G Power Supply Technical Manual, PBC 3006, or the PS-8 Power Supply Technical Manual, PBC 1013, before making adjustments.

# E-2. SA-100 (BLOCK 2)

This is an optional module card which is not used in all PB250 Computers. Paragraph H contains full details of this module.

# E-3. CLOCK DISTRUBUTION (BLOCK (3))

For pin connections refer to the applicable logic diagram in Section VI and use a Tektronix Type 545A Oscilloscope with 53C and CA Plug-In Units for all waveform analyses. Refer to Figure 4-4A and proceed as follows:

a) Check the waveform on the CD-100 and one output of the GD-100 module for distributing the general computer clock.




Figure 4-3. Troubleshooting Sequence Block Diagram

- b) Check the waveform on the three outputs of the GD-100 module for the distribution of the memory clock.
- c) Watch for overloaded outputs.

#### NOTE

There are two marginal test switches on the front of the computer which are used for changing the width of the computer clock and the memory clock. When the TEST 1 switch is in the ON position, it lengthens the memory clock from 0.155 $\mu$ sec  $\pm 10\%$  to 0.170 $\mu$ sec  $\pm 10\%$ . See Figure 4-4B.

When the TEST 2 switch is in the ON position, it shortens the computer clock width from 0.27 $\mu$ sec  $\pm 5\%$  to 0.24 $\mu$ sec  $\pm 10\%$ , and shortens the memory clock from 0.155 $\mu$ sec  $\pm 10\%$  to 0.140 $\mu$ sec  $\pm 10\%$ . See Figure 4-4C.


# E-4. PULSE COUNTER AND DISTRIBUTIVE LOGIC (BLOCK (4))

Proceed as follows:

- a) Check the operation of the pulse counter by following the procedures shown below Figure 4-4, waveforms D through H.
- b) Check the output signals of the following pulses and their time relationship to the pulse counter as follows:

P1, P1, P2, P2, P3, P3, P23, P24, P24
(P8-P15), (P16-P23) and (P24-P7)

#### COMMAND FORMAT






SWEEP TIME/CM TRIGGER P24 VOLTS/CM 10 volts Memory Clock. 25B24 CHANNEL A Trace CHANNEL B Trace

Computer Clock. 25B14

Computer Front Panel Settings:

TEST switch 1 off TEST switch 2 off

#### COMMAND FORMAT



#### DATA FORMAT

#### Oscilloscope Settings:


SWEEP TIME/CM 0. lu sec TRIGGER P24 VOLTS/CM 10 volts CHANNEL A Trace

Memory Clock. 25B24 CHANNEL B Trace Computer Clock. 25B14

#### Computer Front Panel Settings:

TEST switch 1 ON TEST switch 2 off

#### COMMAND FORMAT



#### DATA FORMAT


#### Oscilloscope Settings:

SWEEP TIME/CM 0. lu sec TRIGGER P24 VOLTS/CM 10 volts Memory Clock. CHANNEL A Trace CHANNEL B Trace Computer Clock. 25B14

### Computer Front Panel Settings:

TEST switch 1 TEST switch 2 ON

#### COMMAND FORMAT



#### DATA FORMAT

#### ${\tt Oscilloscope\ Settings:}$

SWEEP TIME/CM \*0.1µ sec TRIGGER P24 VOLTS/CM 10 volts CHANNEL A Trace F1, 2A14 CHANNEL B Trace P24, 3E4


# Computer Front Panel Settings:

TEST switch 1 off TEST switch 2 off

\* Calibrated to one word time.

Figure 4-4. Clocks and Pulse Counter Waveforms (Sheet 1 of 2)


#### COMMAND FORMAT



#### DATA FORMAT

#### Oscilloscope Settings: SWEEP TIME/CM TRIGGER P24 VOLTS/CM 10 volts CHANNEL A Trace CHANNEL B Trace F2, 2A22 P24, 3E4 Computer Front Panel Settings: TEST switch 1 TEST switch 2 off

\* Calibrated to one word time.




COMMAND FORMAT

DATA FORMAT

Oscilloscope Settings:	
SWEEP	A
TIME/CM	*0.lµ sec
TRIGGER	P24
VOLTS/CM	10 volts
CHANNEL A Trace	F3, 3A14
CHANNEL B Trace	P24, 3E4
Computer Front Panel Settin	gs:
TEST switch 1	off
TEST switch 2	off

\* Calibrated to one word time.


#### COMMAND FORMAT



### DATA FORMAT

Oscilloscope Settings:	
SWEEP	A
TIME/CM	*0. lµ sec
TRIGGER	P24
VOLTS/CM	10 volts
CHANNEL A Trace	F4, 3A22
CHANNEL B Trace	P24, 3E4
Computer Front Panel Settings:	
TEST switch 1	off
TEST switch 2	off
* Calibrated to one word time.	

#### COMMAND FORMAT



DATA FORMAT

Oscilloscope Settings:	
SWEEP	A
TIME/CM	*0, lμ sec
TRIGGER	P24
VOLTS/CM	10 volts
CHANNEL A Trace	F5, 5A14
CHANNEL B Trace	P24, 3E4
Computer Front Panel Settin	gs:
TEST switch 1	off
TEST switch 2	off

Figure 4-4. Clocks and Pulse Counter Waveforms (Sheet 2 of 2)

Sc = sector counter Cs = congister?, Qg = sector counter clear term

# E-5. CHECKING sSc GATE (BLOCK (5))

Without the sector counter plugged in, check the waveform of sSc. It should be true during P7 and P15. Replace the sector counter and check its counting ability by observing the Sr output and triggering the oscilloscope from the Cs gate. The Cs gate outputs should be 3.072 milliseconds apart. After satisfactory locking on one machine cycle, expand the waveform and check the counting, sector by sector.

# E-6. MEMORY AND REGISTERS (BLOCK 6)

Full details of changing or adjusting delay lines are given in paragraph F, below.

# E-7. MEMORY OK, CHECK FILL OPERATION (BLOCK 7)

Proceed as follows:

- a) Turn the FILL switch (Figure 1-2) to ON position and check that (Fi) blocks computation by locking the machine in Phase I  $(\overline{E}c\overline{R}c)$ .
- b) Check the sector counter to see if (Fi) is synchronizing via Qg, the two sector numbers P23 P16.
- c) Check the 06 flip-flop. It should be on for (P16-P23) once per machine cycle.

# E-8. MEMORY NOT OK (BLOCK (8))

Change or adjust delay line. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

# E-9. FLEXOWRITER (BLOCK 9)

For complete details of the Flexowriter, refer to the Flexowriter Technical Manual, PBC 1016.

# E-10. COMMANDS USED IN BOOTSTRAP (BLOCK 10)

Use the individual bootstrap diagnostic routines described in paragraph D, above. These routines may be correlated using the oscilloscope and the particular logic diagram provided in Section VI.

# E-11. INPUT DEVICE (BLOCK (1))

Refer to the applicable technical manuals for the Flexowriter, PBC 1016, High-Speed Reader, PBC 1010, Magnetic Tape Unit, PBC 1014, or the High-Speed Buffer Register, PBC 1007.

# E-12. CHECK COMMANDS AND SEQUENCE USED BY LOADER (BLOCK (12))

If the input devices have been ascertained as operative, use the individual bootstrap diagnostic routines described in paragraph D, above.

# E-12. CHECK MEMORY LINE 05 (BLOCK (13))

Change or adjust memory line 05. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

# E-14. CHECK MEMORY LINE 06 (BLOCK (14))

Change or adjust memory line 06. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

# E-15. CHECK TD-100 MODULES (BLOCK 15)

These modules are the output cards used to operate the Flexowriter. Refer to Table 6-1 for the locations of TD-100 module cards and the applicable logic diagram for test points.

# E-16. CHECK FLEXOWRITER (BLOCK 16)

For complete details of the Flexowriter, refer to the Flexowriter Technical Manual, PBC 1016.

# E-17. CHECK WOC COMMAND (BLOCK (17))

To check this command, refer to the bootstrap diagnostic routine described in paragraph IV D; above.

# E-18. TEST ROUTINE (BLOCK (18))

Refer to the individual bootstrap diagnostic routines in paragraph IV D above, and eliminate the marginal components.

# E-19. CHANGE LINE (BLOCK (19))

Change or adjust delay line. Refer to paragraph F, below for details on changing or adjusting magnetostrictive delay lines.

### F. ADJUSTMENT OF MAGNETOSTRICTIVE DELAY LINES

The magnetostrictive delay lines are pre-adjusted at the manufacturer's facility and will not normally require adjustment in the field. However, should adjustment appear necessary, it is advisable to contact the Packard Bell Computer representative. The basic procedure for setting amplifier gain, dc level, and magnetostrictive delay time, is as follows.

### F-1. READ AMPLIFIER, DC LEVEL ADJUSTMENT

- a) Temporarily connect test point TP 2 to ground, to clear the memory lines.
- b) Calibrate the gain on the plug-in vertical amplifier of the oscilloscope.
- c) The dc level present at test point TP 1 should be -1.3 volts.




Figure 4-5. Adjustment of Read Amplifier

## F-2. READ AMPLIFIER, GAIN ADJUSTMENT

- a) Fill the line with information by temporarily connecting test point TP 2 to the output of the pulse counter (pin number 3E6,(f-5) Figure 4-8).
- b) The displayed information at test point TP 1 should be as shown in Figure 4-6. The information signal should be at an amplitude of 2.4 volts. For means of adjustment, refer to Figure

2 4-5. INSERT FRY ON TEST POINT I
SOME SAY PROPERTY ON LOOK


PICTURE ON SOME dipole in positive voltage."

Figure 4-6. Read Amplifier Gain Adjustment (Waveform)

### F-3. DELAY LINE LENGTH ADJUSTMENT

- a) Fill the line with information by temporarily connecting test point TP 2 to the output of the sector counter (pin number 3E1, Figure 4-8).
- b) Use a dual trace oscilloscope input with alternate sweep and trigger. Trigger the sweep from the computer clock.
- c) With channel B of the vertical amplifier of the oscilloscope, observe the memory clock signal.

# LINES SET UP



1 SCOPE SET UP

- @ SYN EXT, NEG ON PZY
- B LOOK AT P24 WITH TRACE A
- DISVOLTS (X10 PROBE)
  - DINSERT P24 ON TIP#Y
- VE WITH TEACR B LOOK AT T.P. #3

PIETURE ON SCOPE

Sweet, 1424.

NOTE: TP 2

INVERT:
POLSE

ADJUSTMENT IS MHOE

E) ADTUST MENT 15 MHOE
LINIC DAOT,

A) DNLY ONE TRACE B

SCOPE SET UP. , 2 VOLT 2M SCC

11.3 V

LOWN

11.3 V

11.3 V

LOWN

1512.8.150000 +5334

#### PACKARD BELL COMPUTER CORPORATION

### CUSTOMER SERVICE CHARGE ORDER

C.S.C.O. No. 32	
Company Name	 •
Company Address	 •
Serial Numbers Affected All	
Previous C.S.C.O. Necessary None	· .
Subject: Delay lines adjustment	
Purpose: To standardize delay line adjustment procedure	
Change Made By	
Date Completed	

## Delay Line Adjustment Procedure

Read Amplifier, dc level and gain adjustment

- 1. Calibrate the gain on the plug-in vertical amplifier of the oscilloscope.
- 2. To clear an individual line, temporarily connect TP2 of the line to ground. To clear all lines of the machine, turn power on the PB 250 on and off.
- 3. The dc level at TPlshould be -1.3 volts.
- 4. For means of adjustment, refer to Figure 4-5 in Technical Manual, Volume 2.
- 5. Fill the line with information by temporarily connecting TP3 to P24 (3E4)\*.
- 6. Displaying TP1 on the scope, a pulse with two positive peaks and one negative peak should be present. The second positive peak (peak furthest from the trigger), should have an amplitude of 2.4 volts.
- 7. To adjust the gain, refer to Figure 4-5 in Technical Manual, Volume 2.

\*CAUTION: Do not allow the jumper to be grounded while it is connected to P24, or damage to P24 circuitry may result.

Delay Line length adjustment: (A)

- 1. Use a dual trace oscilloscope input with alternate sweep and trigger.

  Trigger the sweep with Cycle Sync (1)
- 2. Place one scope probe on TP3 of line to be checked and the other on the memory clock (19E6).
- 3. Fill the line with information by wiping your finger across the terminals, on the delay line can, that have the co-ax leads on them.
- 4. Increase the time base to something between 20 usec/cm and .5 msce/cm. With the scope properly synced, the clocks will be stationary and the line information will drift. If the line is out of adjustment. Adjust the delay line length until drift stops. (Refer to Figure 4-5 for means of adjustment) The line is now coarse tuned.


- 5. To fine tune the line length, decrease the time base on the cope to display three or four clocks and change the sync from Cs to F5 (3E5). Adjust the dispersion of the information such that it is centered between the rise of the clocks. The adjustment is made at the same location as the coarse tune procedure.
- 6. In making final length adjustment certain precautions should be taken.
  - a. Ferranti-unsealed (MSR1 (long & medium) and MSR2 (short)): The final length adjustment may be made in the clockwise or counter-clockwise direction.
  - b. Ferranti, Deltime, or Anderson, -- sealed, (MSR (long & medium)):
    Initially adjust the line to be .3 microsecond shorter than the
    correct delay. This is done by turning the length adjustment
    screw in the clockwise direction. The final length adjustment
    should then be made with a counter-clockwise rotation of the
    adjusting screw.
  - c. <u>Deltime-sealed(MSR 2 (short))</u>: Adjust the line to be .3 microsecond shorter than the correct delay with <u>counter-clockwise</u> rotation of the adjusting screw. The final adjustment should then be made with clockwise rotation of the adjusting screw.

On completion of length adjustment, be sure to check do level and gain and correct adjustment if necessary.

(432)


Sheet 2 of 2

Customer Service Department



- d) With channel A of the vertical amplifier of the oscilloscope, observe test point TP 2 or TP 3 of the subject magnetostrictive delay line. The display should be shown in Figure 4-7.
- Adjust the length of the delay line by moving the center of the spread in trigger transition time so that it locates in the center of the positive period of the memory clock. For means of adjustment, refer to Figure 4-5.

### **COMMAND FORMAT**



Oscilloscope Settings:

SWEEP

TIME/CM

 $0.1\mu sec$ 

TRIGGER

P24 (3 F 4)

VOLTS/CM

5 volts

CHANNEL A Trace

Memory Clock.

19E6

CHANNEL B Trace

TP3-MSR-1 Module.

Computer Front Panel Settings:

TEST switch 1

off

TEST switch 2

off

Figure 4-7. Delay Line Adjustment

# G. TEST POINT FUNCTIONS

Mounted on the left side of the PB250 Computer is a panel of fourteen test points (Figure 4-8) located in row "E", connector numbers two and three. The function of these test points is to make readily available certain terms for programming, maintenance, and troubleshooting analysis with an oscilloscope. These terms are shown in Table 4-5.

Table 4-5 (Sheet 1 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
2E1	Ar	The A Register read flip-flop.  This point will display the contents of the A Register.
2E2	Br	The B Register read flip-flop.  This point will display the contents of the B Register.
2E3	Ir	The Instruction Register read flip-flop. This point will display the contents of the Instruction Register, which includes the Index Register.

Fre Ey 2-10 / Many Mily




Figure 4-8. Test Points

Table 4-5. (Sheet 2 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
2E4	Vg	The command gate. This point will display the contents of the line from which the computer is receiving its instructions.
2E5		Blank test point.
2E6	Сs	The cycle trigger. This pulse occurs once every machine cycle (approximately three msec) and is used for sync output to the oscilloscope. Pulse begins sweep at sector 000 during memory cycle.
2E7	GND	This point is computer ground.
3E1	Sr	The sector counter read flip-flop.  This point will display the counting of the sector counter and also the input buffer.

Table 4-5. (Sheet 3 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
3E2	Cr	The C Register read flip-flop.  This point will display the contents of the C Register.
3E3	Fg	The "Fetch" gate. This point displays the data coming from the memory.
3E4	P24	The twenty-fourth pulse of the word counter. This is used to reference the display of a word on the oscilloscope.
3E5		Blank test point.
3E6	<b>F</b> 5	The output of F5 is used to provide output for sync of the oscilloscope.  F5 occurs during time P16 through P23.
3E7	GND	This point is computer ground.

#### G-1. USE OF OSCILLOSCOPE

The recommended oscilloscope is a Tektronix Type 545A with delay sweep. The required preamplifier is a Type CA plug-in unit for the dual channels. Refer to the applicable manufacturer's manual for details of operation of oscilloscope and preamplifier.

Calibrate the preamplifier and adjust the test probes. Ground the oscilloscope to the computer by means of a lead from the oscilloscope connected to the computer ground (2E7 or 3E7, Figure 4-8). Connect the sync from cycle trigger (2E6) to the oscilloscope sync input A or B.

Use the following procedure for preliminary adjustment. After the computer has been turned on (see paragraph III B, page 3-1, attach the oscilloscope probes to P24 (3E4). By adjusting the calibration knob of the TIME/CM control, position P24 to occur where indicated on the format pattern, on the oscilloscope screen (see Figure 4-9). If there is no format pattern, remove probe from P24 (3E4) and hook it to F1 (1A35) and calibrate until there are three bits per cm or grid line. This will establish a one-word reference on the oscilloscope. Figure 4-9 shows the P reticle format with a modified P24 pulse waveform added. The reticle is an optional item and may be purchased from Packard Bell Computer, Los Angeles, California.

## G-2. A, B, AND C REGISTERS

The A, B and C Registers may be observed for analyzing programs and may be used in isolating possible malfunctions in the equipment. By using one oscilloscope probe on P24 and synchronizing on single cycle, it is possible by means of the delay sweep of the oscilloscope, to view the contents of the A, B, or C Register during a machine cycle. The operation of the computer may be single cycled by having the Flexowriter ENABLE switch (see Flexowriter Technical Manual, PBC 1016) down, and pressing the C key once for each machine command. This allows the operator to analyze the contents




Figure 4-9. Oscilloscope Format

of the registers, as each cycle represents the reading and execution of one command.

By changing the sync input to different terms, the operation may be viewed during a particular command. Selection of a sync pulse ensures that the display of the registers viewed on the oscilloscope is occurring during the subject operation. For instance, a division may be viewed closely by synchronizing on the divide gate.

## H. SA-100 SINEWAVE AMPLIFIER

The SA-100 sinewave amplifier module shown in Figure 4-10, is a tuned class C amplifier used for synchronization of a PB250 Computer system consisting of one or more computers and their peripheral equipment. Figure 4-11 shows an example of a distribution system from an SA-100 module to a PB250 Computer system consisting of three computers (one master and two slaves) each with a Memory Unit and two High-Speed Buffers.

The SA-100 accepts the two megacycle sinewave generated by the oscillator section of an XCG-101 module, amplifiers and distributes it to the various units which comprise a PB250 system. The output of the SA-100 is processed in each unit by the shaper section of the XCG-101 module to produce computer and memory clock signals. Distribution of the SA-100 output is established to allow synchronization of the clock signals within 0.01 microsecond between the computer system units. Specifications of the SA-100 are given in Table 4-6.




Figure 4-10. SA-100 Sinewave Amplifie: chematic




Figure 4-11. SA-100 Clock Distribution

Table 4-6
SA-100 SPECIFICATIONS

Requirements	Measurements
Input (sinewave with the following characteristics)	
Frequency	2Mc
Amplitude	3.5 to 5.5 volts rms
Impedance	4.3 kilohms at 2Mc
Output (at maximum load)	
Number of XCG shapers	12
Distribution cabling capacitance	1500
· · · · · · · · · · · · · · · · · · ·	
Power	
-12v	22ma
+ 6v	6ma

## H-1. DISTRIBUTION CABLING

The first cable junction is at the socket of the SA-100, with a maximum fan-out of four primary lines. Any one of the primary lines may in turn have one junction with a maximum fan-out of six secondary lines. Where a primary line fans out into two secondary lines only, each secondary line is allowed a third junction with a fan-out of two tertiary lines.

Applicable cabling details are as follows:

- a) All connections are made with Microdot 95-3920 coaxial cable  $(Z_0 = 95 \text{ ohms}, \text{ capacitance per foot} = 13\mu\mu\text{f}).$
- b) Total cable length in distribution system is a maximum of 110 ft.
- c) Cable length from the SA-100 to any load point is a maximum of 24 ft.

#### H-2. FINAL ADJUSTMENT

After the clock system is installed and turned on, the SA-100 is first tuned for maximum output by means of variable inductor L1 (see Figure 4-12. The output amplitude is then set to 12 volts peak-to-peak by means of potentiometer R3 (see Figure 4-12).




Figure 4-12, SA-100 Printed Wiring Assembly

To tune the SA-100 module for maximum output, it is necessary to remove the locking screw from the variable inductor L-1. After the required adjustment has been made, the locking screw must be replaced.

### V. PARTS LIST

The PB250 Computer Assembly is shown in Figure 5-1. The number assigned to each subassembly or part in the figure corresponds to the number in the Figure and Index column of the Parts List in Table 5-1.

Information concerning parts and procurement may be obtained from the Packard Bell Computer Corporation, Los Angeles 25, California.

Table 5-1. (Sheet 1 of 2)
PB250 COMPUTER ASSEMBLY, PARTS LIST

Figure and	,	Ref.	PBCC		Usable
Index	Part Description	Desig.	Part Number	Qty	On Cod
Fig. 5-1	PB250 ASSY		502617	1	
1,2	. HANDLES ASSY	İ	500033	1	
3	. FRAME ASSY, Right	1	502480	1	l
1	. FRAME ASSY, Left	i	502464	1	
.4				li	-
5	. POST, Center		502203	l	
6.	. PLATE ASSY, Connector	1	502585		
7	. COVER, Front		502228	1	
8	. MOUNT ASSY, Time Indicator	.	504554	1	
9	. COVER, Standard Wiring	1.	502487	5	
10	. COVER, Offset Wiring	1	502596	1	
11	. MODULE, Crystal Clock Generator,	1			
	XCG-101	1	506521	1	
12	. MODULE, Clock Driver, CD-100	1	502692	1	
13	. MODULE, Gate Driver, GD-100	į.	502492	6	
14	. MODULE, Driver, TD-100		502473	4	1
15	. MODULE, Emitter-Follower, EF-100		502454	5	
ľ		1	302434	1	
16	. MODULE ASSY, Memory, 1 Word,	1	504200 11 22	1 2	
	MSR - 2		504398-11-23	3	
17	. MODULE, Flip-Flop, TF-100		502433	17	1
18	. MODULE ASSY, Memory, 16 Word,	l			1 .
	MSR-1		504276-191	1	
19	. MODULE, Diode Gate, DG-102		502336	29	1
20	. MODULE, Diode Gate, DG-101	1	502321	38	
21	. MODULE, Diode Gate, DG-100	1	502334	16	
22	. MODULE, Filter Card, FC-100		504580	3	
23	. MODULE, Emitter-Follower, EF-101		504625	4	· ·
24	. SCREW, Pan Head, No. 4-40 x 7/16		503505-7-2	16	
25	. SCREW, Pan Head, No. 6-32 x 5/16	i	503507-5-2	10	
26	. SCREW, Flat Head, No. 6-32 x 1/4,	-	303301 3 2	1.0	
20	csk 100°	1	503506-4-2	48	
3.7		l	303300-4-2	140	
27	. SCREW, Flat Head, No. $8-32 \times 7/16$ ,		E02500 7 2		
	csk 100°		503508-7-2	8	1
28 .	. SCREW, Pan Head, No. 8-32 $\times$ 5/16		503509-5-2	10	
29	. SCREW, Pan Head, No. $6-32 \times 1/2$		503507-8-2	2	
30	. WASHER, Flat, No. 6		503519-4-2	2	
31	. SCREW, Flat Head, No. $6-32 \times 7/8$ ,				
	csk 100°		503506-14-2	4	
32	. Deleted			1	1
33	. CABLE, AC Power		504263	1	,
34	. BUSHING		503149-10	1	
35	. BUSHING	İ	503149-7	1	
36	RELAY		503193	i	
37	. CABLE ASSY, Power Supply, PB250.	1	504596	i	
38	. SLEEVING, Spiral Wrap		503077-2	AR	
39				AR	
	CORD, Black Lacing	1	503216-2		
40	. SOLDER (QQ-S-571, Type SN60)		502045 24	AR	
41	. WIRE, Stranded, Teflon Insulation	1	503045-24	AR	
42	WIRE, 24 AWG, Solid, Teflon Insulation	1	503089-24	AR	
43	. CLAMP, Cable		503018-7	4	
44	WIRE, 16 AWG, Stranded, Teflon Insulation		503091-16-2	AR	
45	WIRE, 24 AWG, Stranded, Teflon Insulation	1 "	503091-24-2	AR	
46	WIRE, 16 AWG, Stranded, Teflon Insulation		503045-16	AR	
47	WIRE, 16 AWG, Stranded, Teflon Insulation		503091-16-4	AR	
48	SLEEVING, Plastic, No. 24.	l	503047-24	AR	1

# Table 5-1. (Sheet 2 of 2)

## PB250 COMPUTER ASSEMBLY, PARTS LIST

Figure and Index	Part Description	Ref. Desig.	PBCC Part Number	Qty	Us <b>a</b> ble On Code
Index	Tare Description	Desig.	Tait Number	+ Qty	On Code
Fig. 5-1	•				1
- 1	CI PEUINC Disable No. 22			١	
49	. SLEEVING, Plastic, No. 22		503047-22	AR	
50	. SLEEVING, Plastic, No. 24		503092 -24 -2	AR	
51	. SLEEVING, Plastic, No. 24		503092-24-1	AR	ł
52.	. TERMINAL, Solderless		503122-1	3	
53	. TERMINAL, Solderless	1	503122-2	10	1
54	. WASHER, Lock, Flat, Internal				1
1	Tooth, No. 6		503520-6-2	14	
55	. TERMINAL, Standoff, Molded, (modified) .	1	505060	2	ļ
56	. DIODE, IN2069	1	503178	2	
57	. SLEEVING, Plastic, No. 16	1	503047-16	AR	
58	. WIRE, Solid Uninsulated No. 16		503048-16	AR	İ
59	. SLEEVING, Plastic, Clear, No. 14		503092-14-1	AR	
60	. RESISTOR, 6.8k $\pm 5\%$ , $1/4$ w		503100-682	18	
61	. RESISTOR, 2.7k $\pm 5\%$ , 1/4 w		503100-272	6	
62	RESISTOR, 5.6k ±5%, 1/4 w	1	503100-212	25	
63	RESISTOR, 15k ±5%, 1/4 w	1	503100-302	1	
64	RESISTOR, 18k ±5%, 1/4 w	1	•	5	
65	NAMEPLATE, Escutcheon	-	503100-183		
L L		1	504532	1	
66	. MODULE ASSY, Memory, 256 Words,			1	
	MRS-1	1	504276-3071	3	
67	. RESISTOR, $1k \pm 5\%$ , $1/4 w$		503100-102	3	ł
68	. RESISTOR, 1.5k $\pm 5\%$ , 1/4 w		503100-152	8	
69	. RESISTOR, 1.2k $\pm$ 5%, 1/4 w	İ	503100-122	2	
70	. DIODE, Germanium, High Speed	1	503050	5	
71	. RESISTOR, 1.8k $\pm 5\%$ , $1/4$ w	1	503100-182	1	
72	. MODULE ASSY, Memory, 1 Word, MSR-2.	1	504398-11-24	2	
73	. RESISTOR, 10k ±5%, 1/4 w		503100-103	8	1
					ŀ
1					
ł			!	1	1
		i			ł
		1			İ
				]	
				İ	1
			ļ	1	1
		1	İ		
}				İ	
		1			ł
J			1		1
	·		1		
ļ			4		
1					
ŀ					
İ		Ì			
İ		1			1
		1		1	1
		1		1	
ļ					
İ		1		1	
		1		1	1
İ				1	1
		1			
		1		1	1
				1	Į




Figure 5-1. PB250 Assembly

## VI. LOGIC DIAGRAMS

This section contains logic layout diagrams of the PB250 Computer. Table 6-1 identifies the module location with the logic layout sheet pertaining to the location of each module, and the type of module.

These logic diagrams may be used in conjunction with the module schematic diagrams in Section VII.

Table 6-1. (Sheet 1 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

- Anti- Wing

Location	Sheet	Type
1A	26, 35, 67	DG-102
2A	26	TF-100
3A	26	TF-100
4A	26, 28, 60, 67	DG-101
5A	26,28	TF-100
6A	28,29	DG-100
7 <sup>'</sup> A	29	MSR-2 SACTOR COUMER
8A		
9A	26, 27, 29, 60, 67	EF-101
10A	27,31,74	GD-100
11A	27, 32, 75	DG-101
12A	27,32,74	DG-102
13A	30,33	DG-101
14A	27, 28, 14, 69	DG-101
15A	27,68,69,73	DG-101
16A	68	DG-101
17A	27,60,67,68,69	DG-102
18A	46,67,69,73	EF-100
19A	36, 37, 38, 69	EF-100
20A	27,69,72	GD-100
21A	26,30,67,72	DG-101
22A comp. Court	26,30	(EF-101)
23A	25,67	FC-100
24A	25,67	FC-100

Table 6-1. (Sheet 2 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
25A	25,67	FC-100
26A	47	DG-101
27A	47	DG-102
28A	47	DG-101
29A	47	DG-102
32A	77	GD-100
33A	77	GD-100
1B	34,35	DG-101
2B	34	MSR-2 INSTAULTIN ALG.
3B		
<b>4</b> B	31,34	DG-101
5B	26,31,34,44,74	DG-102
6B	31	DG-100
<b>7</b> B	31	TF-100
8B	31,46	DG-101
9B	33,46	DG-101
10B	33,46	DG-100
11B	33,46	TF-100
12B	46	TF-100
13B	33,60	DG-102
14B	28,60	DG-101
15B	27,47,60,74	DG-102
16B	44,47,60	DG-101
17B	26,60,74	GD-100

Table 6-1. (Sheet 3 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Туре
18B	44,69	DG-101
19B	36,37,38,39,40	EF-100
20B	66	DG-100
21B	66	TF-100
22B	24	CD-100
23B	24	EF-101
2 <b>4</b> B	24	SA-100
25B	24	XCG-101
26B	59,75	EF-101 Walter Warring
27B	59,64,72	DG-101
28B	47,64	DG-101
29B	47	DG-101
30B	47	DG-102
31B	59,62	DG-101
32B	59	DG-101
33B	59	DG-101
34B	59,64,71,72	DG-102
35B	59,64	DG-101
36B	64,71	DG-101
37B	71,72	DG-101
38B	62,71	DG-101
39B	71	DG-102
40B	59,71	DG-101
41B	71	DG-101

Table 6-1. (Sheet 4 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Туре
42B	71 extra gumy combol	DG-101
43B	71 estra jump control 63,76 majlane only	DG-101
<b>44</b> B	76	TF-100
45B	63,65,76	DG-102
46B	63,65	DG-101
<b>4</b> 7B	63,65	DG-101
<b>4</b> 8B	63,65	DG-101
<b>4</b> 9B	63	EF-101
1C	35,37	DG-100
2C	32,35,36,37	DG-102
3C	35,37	TF-100
4C	36,37	DG-100
5C	36	TF-100
6C	36, 37, 42, 43	DG-102
7C	36,37	DG-100
8C	36,37	TF-100
9C	36,37,38	DG-100
10C	37, 38, 43, 49	DG-102
11C	38,43	TF-100
12C	43	DG-100
13C	41,42	TF-100
14C	41,42	DG-100
15C	27, 40, 42, 43, 60, 61	DG-102
16C	40,41	DG-100

Table 6-1. (Sheet 5 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
17C	39, 40, 41, 42, 58, 60, 61	DG-102
18C	39,40	DG-100
19 <b>C</b>	39,40	TF-100
20C	40,76,59,51	DG-102
21C	42, 43, 45, 53, 61, 73	DG-102
22C	27,44,45,66	DG-102
23C	40, 41, 42, 43, 45	EF-100
24C	44, 45, 60	DG-102
25C	44 Non - N72	EF-100
26C	70	TD-100
27C	75	(GD-100) (GD-100)
28C	62,63	MSR-1
29C	62	MSR-1
30C	62,63	MSR-1
31C	62	MSR-1
32C	62	MSR-1
33C	62	MSR-1
34C	62	MSR-1
35C	62	MSR-1
1D	49	DG-101
2 <b>D</b>	37, 49, 59	DG-102
3D	49	DG-101
4D	49,73	DG-101
5D	36,49,51	DG-102

Table 6-1. (Sheet 6 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Туре
6D	49,51	DG-101
7D	49 A REGISTER	MSR-2
8D		
9D	49,51	TF-100
10D	49,51,53	DG-102
11D	51	DG-101
12D	51,61	DG-102
13D	51,55	DG-101
14D	51 B REGISTER	MSR-2
15D		
16D	58,61	DG-100
17D	58,61	DG-100
18D	53,61	TF-100
19D	53,61,76	DG-102
20D	53	DG-101
21D	53,61	DG-101
22D	53 C RESISTER	MSR-2
23D	43,76 magtage trem get	y exp
24D	43,76 magtage t mem get	TF-100
25D	45	EF-100
26D	70	TD-100
27D		
28D	62,64	MSR-1
29D	62	MSR-1
30D	62	MSR-1

Table 6-1. (Sheet 7 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Туре
, 31D	62,64	MSR-1
32D	62	MSR-1
33D	62	MSR-1
34D	62	MSR-1
35D	62,65	MSR-1
1 <b>E</b>		
2E		Test jack
3E		Test jack
4E		
5E	46	DG-100
6E	46	TF-100
7E		
8E	49,51,55	EF-101
9E	54,55,56,76	DG-102
10E	54,55	DG-101
11E	54,55	DG-101
12E	55	DG-101
13E	49,51,54,57,58	DG-102
14E	56,67	DG-102
15E	24,57,58	DG-102
16E	56,58	DG-100
17E	56,58	TF-100
18E	57	DG-101
19E	24,53	EF-101

Table 6-1. (Sheet 8 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Туре
20E	24	GD-100
21E		
22E		Terminal strips
23E		Terminal strips
24E		Terminal strips
25E		
26E	67,70	TD-100
27E	70	TD-100
28E		
29E		
30E		

B. L.	E 0.	REV. LTR.	REVISION	BY	DATE	APP.	CHK	SN 10F 77
NO		Q	(HISTORY RECORDED L THRU Q) COVER PAGE REVISED. CHANGED PER EDR #338. IDENTIFIED PAGES AND REV OF THIS DWG WITH CHG LETTERS CORRESPONDING TO WIRE LIST CHGS. RELEASED.	RH	1/1/2	A STATE OF THE PARTY OF THE PAR	拼生	505782
NO		R	CHANGED PER DCR 1190. (DELETED)	MM	7/2 /3:	扫	14	
NO		S	REVISED(PER DCR	FG	1%. 761			COVER SHEET FOR PB-250 LOGIC LAYOUT DIAGRAM  THIS DRAWING CONCISTS OF 77 SHEETS:
NO		7	REVISED CPER DOR'S 1522 (1051) SH. NO. CHANGES NOTED ON ED	K.Wi	2/51			1) TITLE TAGE 2€3) REVISION INDEX
								S THRU 77) LOGIC
					RELEA	SED	ON 3.	BASIC SCALE NOTES: UNLESS OTHERWISE NOTED
					J.X.W	. 3	/15/5	NEXT ASSY.  REF  X ± 03  XX ± 030  XX ± 030  XX ± 070  ANGULAR ± ½°  2. BREAR SHARP EDGES  APPROX. 010  3. REMOVE ALL BURRS  LOS ANGELES 25. CALIFORNIA  4. MACHINED FINISHES 100
				L	K.A.B R. BY H.M.	+	/15/6 /14/6	505782 F

C	7
1	ı
۲	_
_	_

						Γ		REF
	REVISION	INDEX	SHEET			DING	NO: 50	15782 REF
-	·			n		SHEE	T NO. 2	? :
SHEET	REVISION	SHEET	REVISION	SHEET	REVI	SION	SHEET	REVISION
/	T	19	ア	37	. 7		55	T
_ 2	<i>T</i> .	20	ア	38	7	7	56	T
3	7	2/	DELETED PER REV R	39	- 7		57	T
4.	7	22	ア	40	7		58	$\mathcal{T}$
5	T	23	Τ	41	7	7	59	T
6	7	24	7	42	-	T	60	T
7	T	25	7	43		T	61	T
8	$\mathcal{T}$	26	ア	44		7	62	$\mathcal{T}$
9	7	27	7	45	-	T	63	$\mathcal{T}$
10	Γ	28	T	46		Τ	64	ア
	$\mathcal{T}$	29	$\mathcal{T}$	47		7	65	7
12	7	30	$\mathcal{T}$	48		ア	66	$\mathcal{T}$
13	7	31	7	49		T	67	ア
14	7	32	$\mathcal{T}$	50	7	r .	68	T
15	$\mathcal{T}$	33	T	51	7	<i>-</i>	69	T
16	Τ	34	T	52	-	T	70	$\mathcal{T}$
17	T	35	$\mathcal{T}$	53	-	T	7/	$\mathcal{T}$
18	Τ	36	$\mathcal{T}$	5-4	-	7	72	$\mathcal{T}$

	REVISION	INDEX	SHEET				NO. 50	15782 PE
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		·		SHEE	T NO. 3	
SHEET	REVISION	SHEET	REVISION	SHEET	REVI	'S/ON	SHEET	REVISIO
73	ア					-		
74	<b>ア</b>						-	
75	T							
76	T		` `	·				
				-				
			·					
					•			
				·				<u>, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>

	SHEET		SHEET		SAEET
Function	Page	Function	Rage	Function	Page
Ae	49	Hsg	72	R) - R9	31
Ar	49	Ig, Ig	60	(R) + (T) + (S) + (J)	25
Aw	49	Ir, Iw	34		
Ве	51	Is	33	R3 + T3 + S2 + T3	25
Br	<u>5!</u>	Jg, Jo-J28	71	<b>®</b> + <b>(</b> 3 + <b>(</b> 3 + <b>(</b> 3 <b>)</b>	25
Bw	51 6 <b>8</b>	Kg K1 K2 K3	47 46	R3 + (F4) + (F4) + (F4)	25
Bg, Bg		Lg	44		
<b>®</b>	25,61,71	LPC, LP1-LP8	70	R3 + T3 + S3 + U3	25
<b>B</b> )	61	LTC, LT1-LT6	70	(R) + (T) + (S) + (U)	25
<u> </u>	38	Lo, Ll	43	(R) + (F) + (F)	2 <b>5</b>
<b>B</b>		L2	42	~ ~ ~	
<b>B</b> 9	36	L3	41	R8 + S8 + U8	25
<b>6</b>	36,38	L4	40 39	R), (R)	25
Ca	56	L5		Rc, Rc	31
Ce	53	$(M_1)$ , $(\overline{M})$	66	Rf, Rf	66
Clock Dist.	24	Mog-M7g	45	Rf Tf	67
Cog, Cpg	69	Mor-M15r	62	Rf Tf	67
Cr	53	Mow, M4w	63	Rf Tf	67
Cw	53	Mlw, M7w	64	S1) (S8)	25
Cycle Sync	76	M15w	65		
Dg, Dg	<i>5</i> 7	Nog-N7g	44	Sc, $\frac{\overline{Sc}}{\overline{Sc}}$	28
Ec	31	Oc	35	Sp, $\frac{\overline{Sp}}{Sp}$	76
(Ec Rc), (Ec	Rc) 74- 32	Of Og, Ol	58 38	Sr, <u>Sr</u> Sw, <del>Sw</del>	29
Eg		O2, O3	30 31	<u> </u>	29
(En	25,34,35,	O4, O5, O6	36	(L1) (L9)	2 <b>5</b>
	46,61,	$(05 + \overline{03})$	73	<b>®</b>	25
E	25,31	$(\overline{06} \ 05 \ \overline{03})$	73	$\check{\Theta}$	25
(En) + (Rf Tf)	67	$(06\ 05\ 04\ \overline{03}\ \overline{02})$	73		
En + (K1 11/		$(\overline{06} \ 05 \ 04 \ \overline{03} \ \overline{02})$	73	Tf, Tf	66
Fg, Fg, Gdg	59	Pl, lPl	27	Тg	70
(F)	25,30,36,	P2, P2	27	(0) (08)	25
$\cup$	38,64,65	P3, P3	27	$v_g, \overline{v_g}$	47
	•	(P8-P15) 😂 🦠	26	Wg, WXg	60
Fi)	25,31,64	(P16- <u>P23)</u>	26	$Xg, \overline{Xg}$	55
		P23, P23	27	Yg, Yg	54
F1-F5	26	P24, P24	27	$Z_g, \overline{Z_g}$	54
(F1 F2)	74	(P24-P7) Pc	27	•	
(F1 F2 F3) (F3 F4 F5)	2 <b>8</b> 74	Pg	61 70		
Gdg	59	Ø1, Ø2	76		
Gsg	72	$Q_g$ , $\overline{Q}_g$	30		
	. —		-		

No. <u>1</u>J

FUNCTION FLEXO-INPUT

Origin	Pin No.	Dest.	Term
	I	23A5	(T.1)
	2	24A12	(T2)
	3	23A12	(T3)
	4	23A12 25A12	<u>(†4</u>
	5	24A5	(T.5)
	6	25A5	(T6)
	7	23A31	To
	8	23A8	RI)
	9	24A15	(R.2)
	10	23A15	(R3)
	11	25A15	ŔĄ
	12	24A8	(R.5)
	13	25A8	R6
-	14	24A21	kð
	15	23A21	R8
	16	25A28	Ro
	17	25A31	<del>(6</del> )
1J27	18	25A31 23A34	(En)+RfT
1J26	19	24A34	(En)+RfT (Rf Tf)
1520	20	25A25	fb)
	21	24A28	<b>1</b>
	22	24A31	(En)
· · · · · · · · · · · · · · · · · · ·	23	24A25	<del>6</del> 3
1 72 5	24	23E5L	(Bp) -12V
1J25	25	1 T24	-12V
1J28	25 26	1J24 1J19	(RETTY)
	27	ĬJ 18	(En+RfTf
	28	1J25	-12V (Rf Tf) (En+RfTf -12V
The state of the s			

TYPE 155

No. 2J FUNCTION CHARACTER OUT.

Origin	Pin No.	Dest.	Term
3J <b>1</b>	1	14J10	K3'
3J2	2	14J11	K21
3J3	3	14.T12	K1 <sup>1</sup> L1 <sup>1</sup> L2 <sup>1</sup> L3 <sup>1</sup>
3J4	4	14J13 14J14	Lī'
3 <b>J</b> 5	5	14J14	L2'
3J6	6	<b>14</b> J15	L31
3J7	7	<b>14J1</b> 6	( L4'
3J8	8	14Ј17	L5'
3.79		14J18 14J19	L5' O1'
3J10	9	14J19	O2' O3'
3J11	11	14J20	031
3J12	12	18.726	Cog Gnd
3J13	13	15.713	Gnd
3J14	14	15J14 15J15	+6 -12
3J15	15	15.715	-12
			Action and Assessment Assessment and
			The same of the sa
		4	
			and the second s
		AND AND ADDRESS OF THE PARTY OF	
<u> </u>			
l			

TYPE 155

No. 3J

FUNCTION CHARACTER OUT.

Origin	Pin No.	Dest.	Term
Origin 18A26	1	2J1	K31
18A29	2	2Ј2	K21
10B 5	3	<b>2J</b> 3	K1'
26D7 23C11	4	2J <b>4</b>	L1' L2'
23C11	5	2 <b>J</b> 5	L21
23C8	6	2 <b>J</b> 6	L3¹ L4¹
23C5	7	2Ј7	L4'
19B29	8	2 <b>J</b> 8	L5'
45B35	9	2J9 2J10	01' 02'
36B34		2Ј10	O2'
36B33	11	2J11	O31
18A23	12	2 <b>J1</b> 2	Cog
	13	2J13	Gnd
	14	2J14	+6
	15	2J15	-12
		••	
,			
			enterestation and an arrangement of the same of the sa
-			CAMPAGNIC TO COMPANY OF CONTROL OF THE CONTROL OF T
		· · · · · · · · · · · · · · · · · · ·	
<del></del>			
			Commission of the Commission o
	į į		- I

TYPE 25S

No. 4J FUNCTION FLEXO-OUT

Origin	Pin No.	Dest.	Term
	1	Dest. 26 E 2 4	LTC
	2	26C5	LT1
	3	26.00	LT2
	4	26C13	
		26C9 26C13 26C20	LT3 LT4
	6	26C24	LT5
		26044	
		26C28 26E13 26D5	LT6 LPC
	8 9	24 DE	LPI
		2005	
	10	26D9	LP2
		26D13	LP3
1	12	26D20 26D24	LP4 LP5
	13	26D24	
	14	26D28	LP6 LP7
	15	27E5	
	16	27E9	LP8 (Rf Tf) (RfTf)
	17	26E9	(Ri Ti)
	18	26E5	(RITI)
	19		Spare
·	20		S pare S pare -48
7J20	21	4J24 4J23	-48
	22	4J23	
4,122	23		
4J21	24	4J25 23E6R	-48
4J24	2.5	23E6R	-48

TYPE IIWIS

No. 5J

FUNCTION COMPUTER COUPLING

Origin         Pin No.         Dest.         Term           21A33         1         N7g           21A34         2         M3g           21A35         3         Cpg           27B33         4         M8r           26B20         5         F5           21A20         6         E5           24E1R         7         Gnd           26B6         8         M8r           10         SA Out         SA Out	Origin	Pin No.	Dest.	Term
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21Å33	1 1 1		N7g
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21A34	2	and the second s	M 3 g
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21435	3		Cng
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21A33	-   J		Mar
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	26B20			F5
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21420			
26B6 8 M8r 26B6 9 10 24B17 A1 SA Out	21A20			Cnd
24B17 A1 SA Out	24E1R			Giiu
24B17 A1 SA Out	2686			Mor
	245 15	101		EA Out 2
	24B17	AI		JA Out 2
	and the state of t			
	· · · · · · · · · · · · · · · · · · ·			
	4,000			
				<del></del>
		<del></del>		

TYPE 25P

No. 7J FUNCTION MEMORY - EXT

Origin	Pin No.	Dest.	Term
23C26	1		M2g
38B5	2		M3g
25D5	3		M4g
25D8	4		M5g
25D11	5		M6g
25D14	6		M7g
25C5	7	***	N0g
25C8	8		N1g N2g
25C11	9		N2g
25C14	10		N3g N4g
25C20 25C23	11 12		N4g
25 C 24	13	·	N5g
25C26			N6g
35D26	14		<u>N7g</u>
26B14 26B24	15 16		N7g Wxg Ixg
20124	17		
	18	40B20	Even
14J21	19	18A20	Fxg
4J2I	20	101150	Cpg -48V
7021	21	22E2R	, +6
	22	17J6	0
	23	23E5R	-12
	24	33331	Shield
24B13	25		Shield SA out 4
		·	

TYPE 11W1P

No. 8J FUNCTION JUMP CONTROL IN.

Origin	Pin No.	Dest.	Term
Origin 42B33 42B27	i		Term (10) (11) (12) (13) (14) (15) (16) (17) Gnd
A2B27	2	·	(11)
42B23 42B10 42B6 39B29 41B33 41B27	3		(12)
44B43			
42810	5 6		<del></del>
4480	<del></del>		
39829			
41B33	7		
41B27	8		
	9	9J9	Gnd
<del></del>			
		**************************************	
1			
			[

TYPE 11W1P

No. 9J FUNCTION JUMP CONTROL IN.

	Origin 41B23 41B10 41B5 39B25 40B33 40B27	Pin No.	Dest.	Term (J8) (J9) (10)
<del> </del>	41B23	1		(18)
<u> </u>	41R10	2		(19)
<u> </u>	4185	3		610
	39B25	4		
<	40B33	5 6		012 013
,	40B27	6		(13)
	40B23	7		614
	40B23 40B10	8		(1) (1)
	8.19	9	10J9	Gnd
, .				
				and resident management and some
ļ				
<u> </u>				
<u> </u>				
			garage and the second s	
<b> </b>				
ļ				
ļ				
<u> </u>				
	,			
ļ				
			1	aparlamenthaus anan meen han say it as consequence of the finity again.
				(A. 19. 17.1 18.1 H
	and the second s			
			STATEMENT OF THE PROPERTY STATES THE STATEMENT OF A LABOR STATEMENT STATEMENT OF THE ASSESSMENT OF THE STATE	The second state of the se
				AND THE PROPERTY OF THE PARTY O
			and the state of t	a later and a streething a magazina and a streething and
L				

TYPE 11W1P

No. 10J FUNCTION JUMP CONTROL IN.

	Origin	Pin No.	Dest.	Term
	Origin 40B6 39B12 36B12 36B7 38B35	1 1		Term (16)
	20112	2		617
	39B12			718
	36B12	3		(118) (119) (120) (121) (122) (123)
	36B7	4		1 673
	38B35	5		1 929
	38B29 38B25 38B12	6		(2)
	38B25	7	18110	(22)
	38B12	8	18311	(123)
	9,19	9	18310 18311 11J9	Gnd
	· · · · · · · · · · · · · · · · · · ·			
			**************************************	
				NAME OF STREET OF STREET
***************************************				The second secon
				<u></u>
			•	
				I
				Per annu minimum i 100 h y an an annu managan managan
				-

TYPE 11W1P

No. 11J FUNCTION JUMP CONTROL IN.

	Origin	Pin No.	Dest.	Term
-	Origin 38B8	1	16J9	Term
	39B10	2	<b>15J9</b>	(f25)
	270 22	3	18J27	(726
	37B33		18171	(126 (127 (128
<u> </u>	37B27 37B23	4 5	18J9 14J9	
ļ	37B23		14J9	1 029
		6		spare spare
		7		spare
		8		spare Gnd
	<b>10</b> J9	9	24E5L	Gnd
<b></b>				The second secon
<del></del>				
		I		
				1
				of coupode courses districted former and
ļ				
<u> </u>				
		1 1		
				The same of the sa
	****			
	**************************************			
			The second secon	material acceptance of the control o
ļ	, , , , , , , , , , , , , , , , , , ,		The second secon	
				20 A 10 A 10 A 10 A 10 A 10 A 10 A 10 A
<u> </u>			AND 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
			CONTRACTOR OF THE PROPERTY OF	
		<del></del>		
i		1		ı

TYPE 50S

No. 12J

FUNCTION BOOTSTRAPS IN.

Origin	Pin No.	Dest.	Term
	1	2D25	<b>B</b> 6
	2	25A27	Rc
	3	9C2	B5
	4	25 A 3 3	Rc
	5	9C16	B4
	6	25A14	R4'
	7	16D2	B1 R1,
	8	23 A7	<u>R1</u>
	9		
	10		
	12	20B21	Mr .
*****	13	22C34	Mr
	14	1 4 7 2 3	HSR Star
	15	14J33	
14E33	16 17	18J33	MTUStar H.S.Star
14633	18	N. A. C. C. C. C. C. C. C. C. C. C. C. C. C.	m.s.star
	19		
	20		
	21		
	22		
	23		
	24	AND THE RESERVE OF THE RESERVE OF THE SERVE	
	25		
·	26		
	27		NAME OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER
	28	Control of the Contro	
	29		
	30		
	31		
	32		
	33		
	34	14J6	( <u>\$6</u>
-	35	18J6	ÚŪ6
·	36	14J5	(S5)
	37	18J5	U5
	38	14J4	\$4
	39 40	18J4 14J1	<u>U4</u> 'S1
	41 42	<u>18J1</u>	נטי 📗 יייי
	43		
18J 25	44	12J45	Cnd
12J44	45	24E4R	Gnd Gnd
14 J 25	46	THE RESERVE AND ADDRESS OF THE PROPERTY OF THE PARTY OF T	
12J46	47	12J47 23E4R	-12 -12
	48	14J37	HSR Stop
	49	18J37	MTU Stor
23B1	49 50		H.S.Stop

TYPE 37S

No. 14J FUNCTION PHOTO - READER IN.

Origin	Pin No.	Dest.	Term
12J40	1	23A3	(S1)
	2	24A <b>1</b> 6	(52)
	3	23A16	(\$3) (\$4)
12J38	4	25 <b>A 1</b> 6	(S4)
12J36	5	24A3	(S5)
12,134	6	25A3	(\$6) (\$7)
	7	24A20	(S7)
	8	23A20	1 (S8)
	9	11J5	Sc K3'
2J1	10	15J1	K3'
2J2	11	15J2	K2'
2.J3	12	15J3	K11
2.J4	13	15J4	L1'
2J5	14	15J5	TŽ
2,16	15	15.16	L31
2,17	16	15 <b>J</b> 7	L4' L5'
2 <b>J</b> 8	17	15J7 15J8	
2J9	18	18J18	01'
2,110	19	18Ј19	O2 <sup>†</sup> O3 <sup>†</sup>
2J11	20	18J20	031
15J12	21	7J19	Cpg (Rf Tf)
18A14	22	18J22	(Rf Tf)
	23	22 <i>E</i> 4L	+6
	24	18323	0 -12
	25	12346	-12
	26	2.0000000000000000000000000000000000000	The second secon
	2.7		
	28		
	29		
	30		
	31		
	32		
12J15	33		B. Start
	34		
	3.5	The state of the s	
	36		
12.Ј48	37		B. Stop
			•
		AND THE RESERVE THE PARTY OF TH	
		The state of the s	
			The state of the s
<u>'</u>			

TYPE 15P

No. 15J

FUNCTION CONTROL PULSE OUT.

Origin	Pin No.	Dest.	Term
1/110	1	16J1	K3 <sup>1</sup>
14J10		1/ 12	K2'
14J11 14J12	2	16J2 16J3	KI
14J12	3	16J3	KI'
14J13 14J14	4	16J4 16J5	L1' L2'
14J14	5	16J5	L2'
14J15 14J16 14J17 11J2	6	16J6 16J7 16J8	L3' L4'
14.116	7	16J7	L4'
14117	8	16.18	1.5' (J25)
1119	9		(125)
	10		
	11		
1/ 710	12	14J21	
16Л12	12	14161	Cpg Gnd
2J13	13	16J13 16J14 16J15	+6
2J14 2J15	14	10J14	-12
2J15	15	10112	-14
	<u> </u>		
	<del></del>		
Executive of the second of the			
A suite value and a suite and			
		The second section of the section of the sect	
			<u>`                                      </u>
	1 1		
			A CONTRACTOR OF THE PROPERTY O
	•		
		The same and control of the same of the same and the same	
		The second secon	
L			

TYPE 15P

No. 16J FUNCTION CONTROL PULSE OUT.

Calle la	Pin No.	Dest.	Town
Origin	1	17J1	Term K3
15J1		17J2	K2'
15J2	2	1/1/2	- K4
15.13	3	17J3	<u>KI</u>
15J4 15J5	4 5	18J13 18J14	K1' L1' L2'
15J6	6	18J15	L31
1510	7	10115	
15J7 15J8	8	18J16 18J17	L4! L5!
11,11	9	20021	(524)
	10		——————————————————————————————————————
	11		
10721	12	. 15T12	Cno
18J21 15J13	12	15J12 24E3L	Cpg Gnd
15T14	14	22E4I.	+6 -12
15J14 15J15	14 15	22E4L 23E5R	-12
1 20 2 2			
			W 1990 F annual account on the control of the Contr
,			
		****	
			The state of the s
The second secon			
		-	
W			
			<del></del>
The state of the s			
The state of the s			
The state of the s			
		The state of the s	
		The state of the s	
The second secon			
The second secon		The second section of the second seco	
THE RESIDENCE OF THE PROPERTY			
The second secon		P. P. M. C. Company and C. C. Company and C. C. C. C. C. C. C. C. C. C. C. C. C.	
Particular description of the second		water and the first the first of the control of the	
And the second s		eriginan der ngandill der dagas gegen soch der in vom statemen, i sin derliet der vom vom specification av der gere in sig er soch vom vo	
		The state of the s	
The second secon	-	THE STANDARD AND STANDARD STAN	
			<u> </u>

TYPE 9P

No. 17J

FUNCTION SERIAL IN-OUT.

Origin	Pin No.	Dest.	Term
16.11	1		K3'
16J1 16J2 16J3	2	2	K3' K2'
16.T3	3	Ad lor	K1' Hsg Hdg Shield
1 1002	4	20A30 14B7	Hsg
	5 6	14B7	Hdg
7 <b>J</b> 22	6		Shield
	7	27B19	Gsg Gdg SA out 3
	8 9	35B19	Gdg
24B15	9		SA out 3
			marine arms remarkanisms of
			encourage encourage and a second and a second and a second and a second and a second and a second and a second
		*,	arterioring per play . As garge, or any common companion between the second common at a second companion of the
		The state of the s	
			was a second sec
THE RESIDENCE AND ADDRESS OF THE PROPERTY OF THE PROPERTY OF A 12 A 12 A 12 A 12 A 12 A 12 A 12 A 1			
CONTROL OF A CONTROL OF THE PARTY OF THE PAR		entrante de la manda de la manda de la composition de la manda de la composition de la composition de la compo	
<u> </u>			<del></del>


TYPE 37S

No. 18J FUNCTION MAG. TAPE READER IN.

Origin	Pin No.	Dest.	Term
12J41	I	23A2	(U1)
	2	24A 17	(U2)
	3	23A17	(U3)
12J39	4	25A17	(Ū4,
12J37	4 5	24A2	(Ū4) (Ū5)
	6	25A2	(U6)
The state of the s	7	24A19	Ú7
The state of the s	8	23A19	(U8)
	9	11J4	(Uc)
10J7	10		(12)
1038	11		1 (123)
4986	12		P24'
16J4	13		L1'
16J5	14	THE PARTY OF THE P	L2'
16J6	15	/ 1200mm	L3'
16J7	16		L4'
16J8	17		L5'
14J18	18		01'
14J19	19		O2'
14J20	. 20 1		O31
	21	16Ј12	Cpg (Rf Tf)
14J22	22		(Rf Tf)
14124	23	18324	0
18123	24	18J25	0
16124	25	12,144	0
2J12	26		Cog
11J3	27	THE PARTY OF THE ANALYSIS OF THE PARTY OF TH	Cog (26)
	28	A STATE OF THE STA	
49810	29		50'
	30		
	31		
	32		
12 <b>J</b> 16	33		B. Start
A STATE OF THE STA	34		
	35		
12 <b>J</b> 49	37		B.Stop
			TO A STATE OF THE PARTY OF THE
		The second of the second secon	

COA-6-21-50PN-POS	5 N	DCM 37S
PLl	TERM	lP
1	(R.1)	8
. 2	RD RZ	9
3	(Ř.3)	10
4	R4	11
5	ŘŠ	12
6	(R6)	13
7	(R.7)	14
8	R(8)	15
9	(Rf Tf)	19
10	(Rc)	16
11	(Rf. Tf)	26
12	(Ro)	17
16	(Ent Rf Tf)	18
17	T)	1
18 19	T.3	2 3
20	(T3) (T4)	
21	To To	<u>5</u> 6
22	1 20 1	7
23	To (En+Rf Tf)	27
24	-12	24
32		20
33 34	(Tb	21
35	-12	25
		22
36 37	En Bp	23
38	-12	28
45	- 12	29
46		30
47		31
4		<u> </u>
		W ANNAMA CONTRACTOR OF CONTRAC
		Commission of the Commission o
		<u> </u>

KOA-6-21-50PN POS Y PL 2  1 2 3 4 5 6 7 8 9 10 11 12	TERM  LP1  LP2  LP3  LP4  LP5  LP6  LP7  LP8  LPC  -48V	DBM 25 P 4P 9 10 11 12 13 14 15 16
1 2 3 4 5 5 6 7 8 8 9 10 11 12	LP1	9 10 11 12 13 14 15
2 3 4 5 6 7 8 9 10 11	LP2 LP3 LP4 LP5 LP6 LP7 LP8 LPC	10 11 12 13 14 15 16
3 4 5 6 7 8 9 10 11	LP3 LP4 LP5 LP6 LP7 LP8 LPC	11 12 13 14 15
4 5 6 7 8 9 10 11	LP4 LP5 LP6 LP7 LP8 LPC	13 14 15 16
5 6 7 8 9 10 11	LP5 LP6 LP7 LP8 LPC	13 14 15 16
6 7 8 9 10 11	LP6 LP7 LP8 LPC	14 15 16
7 8 9 10 11	LP7 LP8 LPC	15 16
8 9 10 11 12	LP8 LPG	16
9 10 11 12	LPC	
10 11 12	-48V	8
11		21
12	LT1	2
	LT2	3
13	LT3	4
14 15	LT4 LT5	5 6
16	LT6	7
16	LT6 LTC	1
20	-48V	24
21		
22	L(Rf Tf) -48V	18
23	-48V	25
24		Auditab de l'Alle garagge glacification de la company de l'acceptant de l'acceptant de l'acceptant de l'accept
25		
26	LKL NEG.	22
27   1	IEG. OF INT. SUP.	<u> </u>
46	11/11/11/	19
		· ·
27 P 28 46 47	JEG, OF INT. SUP.	23 17 19 20



-(@+&2+&2+@)—<u>[24A1</u>1,15A27

·(R)+(S)+(T)+(U))-

FILTER

FILTER

<u> 25426, 3487</u>

1702,24A10,24A26,37810

(B23, 2C10, 4A22,

961, 1601, 14834, 20816, 2266, 23A27, 2785, 2885, 43822

2347,1208


2346,10821, 8831,5825

23A10

8 FILTER

5 FILTER

15 FILTER



8 FILTER

FILTER

FILTER

FILTER

24A6, 10819, 8834, 1825

25A6, 10828, 8935, 1824





FILTER


LOGIC LAYOUT


LOGIC SECT. CHAR. INPUT SATES TESTS
TWG. NO. SOSTBET CATE
TRAWN BY MUNICIPALITY AND 62-2 1-10-62


5H 25

















PI = FSF4F3F2FI P23 = FSF4F3F2FI | LOGIC LAYOUT |
P3 = FSF4F3F2FI (P24-P7) = FSF4 | LOGIC SECT. P. B. S. COUNTER TERM |
DWG. NO. SOSZB2T DATE 1-8-62 |
DRAWN BY H. Micridels Aug. APP |
SH. 27



55c = F5F3F2F1 +Sc = P23+5+(F3+F2+F1)

LOGIC LAYOUT LOGIC SECT. P. & S. COUNTERS TERM DWG. NO. 505782 T DATE DRAWN BY H. Hillerdelson SH. 28






5 Sw = 5c \$5\$ \$\bar{Q}\_9 + \bar{S}\_c \Sr \bar{Q}\_9 + \bar{B}\_9 \bar{Q}\_9\$
+ Sw = Sc Sr + \bar{S}\_c \bar{S}\_7 \bar{B}\_9 + \bar{Q}\_9 \bar{B}\_9

SSr = Sw DELAYED 22 PULSE TIMES FSr = Sw DELAYED 22 PULSE TIMES

 OGIC LAY	OUT
P. & S. COUNTE 5782 T	
H. Merdelsonn	
	SH 29

6-3



 $Q_{q} = \overline{E}cO_{6}\overline{O}_{5}O_{4}O_{3}O_{1}\overline{P}_{2}A(P_{2}A-P_{7}) + \overline{F}_{3}^{2}O_{6} + \underline{C}_{p}\underline{q} \quad \underline{M39} \ \underline{N79} \\ + \underline{E}c\,\overline{R}cO_{6}\,\overline{O}_{5}O_{4}O_{3}O_{1}P_{2}A$   $\overline{Q}_{q} = (\overline{Qq})$ 

LOGIC LAYOUT


LOGIC SECT. P. & S. FOLINTERS TERMS QQ


OWG. NO. 505782 T DATE 1-6-62

ORANN BY H. Merdelsone APP.

SH. 30


6-3





 $E_{g} = P24 \, Ec \, \overline{R}c \left( \overline{OSO2} + \overline{OSO6} + \overline{OSO3} \, \overline{O}_{I} + \overline{OSO4} \, \overline{O}_{I} \right. \\ + OSIs \right)$ 

LOGIC LAYOU	$\mathcal{T}$
LOGIC SECT. INST. REG. & CONT.	TERM Eg
DWG. NO. 505782 T	DATE 1-6-62
DRAWN BY H. Mendelsohn	
	54.32



5 Is = P24 + Is = (\$\overline{S}\times \sigma \times \rightarrow \rightarrow \overline{E}\varcangle Rc(P8-P13) + \overline{O}\sigma \rightarrow \overline{R}\varcangle R\overline{S}\varcangle F\varca


LOGIC LAYOUT

LOGIC SECT. INST. REG. & CONT. TERM IS

DWG. NO. 505782 T DATE 1-6-62


DRAWN BY H. Mendelsohn APR

SH. 33



sIw=EcRc(P8-P15)Sr+EcRc(P16-P23)Yg+EcOc(P8-P15)Sr+P24(P24-P7)M39N7gWgIg + I+[EcRc(P8-P15) + EcRc(P16-P23) + EcOc(P8-P15) + (P24-P7)M39N79W9 + En To To To To To (P8-P15)] +Iw=(sIw)

LOGIC LAYOUT LOGIC SECT. INST. REG. & CONT. TERM ING. I. DWG. NO. 505782 T DATE 1-6-62 DRAWN BY Hitered From SH 34



50c = 0qVq + En)P2a Is EcRc T6(T5)(T2)(T) + P23 EcRc 05040? (ObIq + 0602010f + 06020119 + 020,Cr) +0c = 0q Vq + Eq

LOGIC LAYOUT


LOGIC SECT. OR CODE REG. TERM QC.


DWG. NO. 505782 T DATE 1-6-62


ORANN BY Hilled for APP.

SH. 35










LOGIC LAYOUT
LOGIC SECT. OR CODE REG. TERM O1, Oq
DWG. NO. 505782 T DATE 1-6-62
DWN. BY H. Mendelsohn APP.
5H. 38



 $5L5 = L_9 \overline{O2} V_9 + L_9 O2 \overline{Iw} + \overline{O6} O5 \overline{O3} P24 Ec$  $rL5 = L_9 \overline{O2} \overline{V9} + L_9 O2 \overline{Iw}$ 

LOGIC LAYOUT


LOGIC SECT. CR. LINE SEL. TERM 15

DWG. NO. 5057827 DATE 1-6-62

DRAWN BY H. Diknds/sorn APR.


SH. 39





5L4 = LgL5 + 0605040302[P24Ec(L1C+ [1C+) + P23 Rc [1 Zg + P24RcL1. Zg] + 06050403020, P18eB1 +14 = 1915 + 0605040302P2314 + 060504 03020, P24

LOGIC LAYOUT LOGIC SECT. OP. LINE SEL. TERM L4 505782T DATE 1-9-62 DWG. NO. ORAWN BY \_ H, Mendelsohn APP. SH. 40



 $5L3 = L_{9}L4 + \overline{060503}(P24Bw + P2Ar) + \overline{06050403020}, Ec \overline{L5}Be$  $rL3 = L_{9}\overline{L4} + \overline{060503}(P24Bw + P2\overline{A}r) + \overline{06050403020}, Ec \overline{L5}Be$ 

LOGIC LAYOUT

LOGIC SECT. OR LINE SEL. TERM L3

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Windelsohn APR.

SH. 41

 $5L2 = L_{q}L_{3} + \overline{0}605\overline{0}3\overline{0}zEcBr + \overline{0}60504\overline{0}30z\overline{0},\overline{B}eBrP,$   $rL2 = L_{q}\overline{L}3 + \overline{0}605\overline{0}3\overline{0}zEc\overline{B}r + \overline{0}60504\overline{0}30z\overline{0},P24$ 


LOGIC LAYOUT

LOGIC SECT. OR LINE SEL. TERM L2

DWG. NO. 505782 T DATE -6-62

DRAWN BY H. Migend Isohn APR.


SH. 42




sLo = L1L9


5L1 = L9L2 + 06050302Ec(2901+A169) -+ 06050402Ec5w

+L1 = L9 [2 + 06050302Ec (E904+A+04) + 06050402Ec Sw LOGIC LAYOUT
LOGIC SECT. OP LINE SEL. TERM LI, LO
DWG. NO. 505782T DATE 1-6-62
DRAWN BY IN Reman APP.
SH. 43





23C20, 3285, 3386, 33810, 33823, 33827, 33833, 34821, 41829, 41835, 42835, 42829, 42825, 42812, 4288, 4282, 4386, 31027, 30027, 29027, 28027, 28C27, 29C27, 30C27, 31C21





- 2<u>3C23,</u> 3186, 31810, 31823, 31827, 31833, 32810, 32823, 32827, 40835, 40829, 40825, 40842, 4182, 4188, 41812, 41825, 35027, 34027, 33027, 32027, \_32C27, 33C27, 34C27, 35C27







 $M09 = \overline{L0L5L4}$   $M49 = L0\overline{L5L4}$   $M19 = \overline{L0L5L4}$  M59 = L0L5L4  $M29 = \overline{L0L5L4}$  M69 = L0L5L4 $M39 = \overline{L0L5L4}$  M79 = L0L5L4










LOGIC LAYOUT


LOGIC SECT. DR. LINE SEL. TERM MOG-MTG

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Wends (sohn APP.

SH.45





Vq = KaK3K2Ki Mor + KAK3K2Ki Mir + KAK3K2Ki M2r + KAR3K2Ki M3r + KAK3K2Ki Mar + KAK3K2Ki M5r + KAK3K2Ki M6r + KAK3K2Ki M7r + KAK3K2Ki Mior + KAK3K2Ki Miir + ---+ KAK3K2Ki Mi6r + KAK3K2Ki Mi7r Vq = (Vq) Kq = Ec OSO4O3F4(O3+O2)

LOGIC LAYOUT
LOGIC SECT. COM. LINE SEL. TERM Y9, M9.
DWG. NO. 505782 T DATE 1-9-62
DRAWN BY H. Miendelsohn APP.
SH. 47

```
6-56
```

```
sAw = EcRc \overline{O_6O_3O_2O_1F_q}
+ EcRc \overline{O_6O_5O_4O_3O_2}Z_q
+ EcRc O_6\overline{O_5O_4O_3}\overline{O_2O_1P_c}
+ EcRc O_6\overline{O_5O_4O_3}\overline{O_2O_1(L_1V_q + A_rV_q)}
+ EcRc \overline{O_6O_5O_4O_3}\overline{O_2(P_{23}P_2L_1 + P_2L_3 + P_{23}O_4L_1)}
+ EcRc \overline{O_6O_5O_4}\overline{O_3O_2P_{23}A_e}
+ \overline{O_6O_5O_4}\overline{O_3P_{23}A_r}
+ EcRc \overline{O_6O_5O_4}\overline{O_3O_2O_1F_q}Aw
+ EcRc \overline{O_6O_5O_4}\overline{O_3O_2O_1C_r}
+ EcRc \overline{O_6O_5O_4}\overline{O_3O_2Z_q}
+ Ar(\overline{E_cR_c(\overline{O_5O_4O_3O_2O_1 + \overline{O_5O_4O_3O_2 + \overline{O_6O_5O_3 + O_6O_5O_4\overline{O_3O_2O_1F_q + \overline{O_6O_4O_2O_1)}}}}
rAw = (\overline{SAw})
```

LOGIC LAYOUT

LOGIC SECT. A-REGISTER TERM SAW

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Mendelsohn APP.

SH.48

LOGIC LAYOUT

LOGIC SECT.

DWG. NO.

505782 T

DRAWN BY

H.Mondelinkn

APR.

SH.49

```
sBw = EcRc \overline{O}6\overline{O}5\overline{O}4O3O2Fg
+ EcRc \overline{O}6\overline{O}5O4O3O2\overline{J}g
+ EcRc \overline{O}6\overline{O}5O4O2\overline{O}_1FgCr
+ EcRc \overline{O}6O5\overline{O}4\overline{O}3\overline{O}2F2L2
+ EcRc \overline{O}6O5\overline{O}3O2(\overline{P}23Be + P23L3)
+ EcRc \overline{O}6\overline{O}5\overline{O}4\overline{O}3O2Cr
+ \overline{O}6O5O4\overline{O}3\overline{O}2(EcP2\overline{P}3L2 + EcP3\overline{L}5\overline{L}4 + EcP3L5L4 + \overline{E}cP2L4)
+ \overline{P}_1B_1\overline{E}cRc(\overline{O}6\overline{O}5O3O2 + \overline{O}6O5\overline{O}3 + O6\overline{O}5\overline{O}4O2Fg + \overline{O}5\overline{O}4\overline{O}3O2)\overline{J}
rBw = (\overline{S}Bw)
```

LOGIC LAYOUT

LOGIC SECT. B REGISTER TERM BW

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY M. Mond. (sohn APP.

SH. 50

LOGIC LAYOUT

LOGIC SECT B-PEGISTER TERM BN, S. D. BE
OWE NO. SOSTRET OATE 1662.

UKAWN 81 HIROGENICHA APP

SH. 51

```
sCw = EcRc 060504030201Fq

+EcRc 06050403Iq

+P24Cw

+EcRc 0504Zq

+EcRc 060504030201Dq

+P24Cr[EcRc(0504030201+06050403+0504+060504030201)]
```

LOGIC LAYOUT


LOGIC SECT. C REGISTER TERM CW

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H.IIII.nd. ISOIN APR.

SH. 52

6-6



LOGIC LAYOUT


LOGIC SECT. <u>C-REGISTER</u> TERM <u>Cw. Ce. Cr.</u>

DWG. NO. <u>505782 T</u> JATE <u>1-6-62</u>


DRAWN BY <u>H. Mendelsohn</u> APP.

SH. 53





 $Y_{q} = \overline{0}60504\overline{0}30215(\overline{P24}Ae + P24At) + \overline{0}604\overline{0}2At + \overline{0}502Bt + 05\overline{0}4Ct$   $\overline{Y}_{q} = \overline{(Y_{q})}$ LOGIC LAYOUT 10GIC SECT. <u>ADDER</u> TERM 19 & 29 DWG. NO. <u>505782 T</u> DATE 1-6-62  $\overline{Z}g = XgYg\overline{C}a + Xg\overline{V}gCa + \overline{X}gYgCa + \overline{X}g\overline{V}g\overline{C}a$   $Zg = (\overline{Z}g)$ DRAWN BY H. Mendelsohn SH.54




LOGIC LAYOUT

LOGIC SECT. ADDER TERM X9\_
DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Mendelsohn APP.

SH: 55



 $SCa = \overline{P_1} \overline{P_24} \overline{Ca} E \overline{CR} C X_9 Y_9 + P_24 R \overline{CIS} \overline{O_6} \overline{O_5} O_4 O_3 O_1 + \overline{J_6} O_5 C_4 \overline{O_3} \overline{O_2} P_1 B e \overline{B_7}$   $FCa = \overline{P_1} \overline{P_24} \overline{X_9} \overline{Y_9} + CaRC + O_5 P_2 A$ 


LOGIC LAYOUT

20816 SEST. ADDER TERM GA

DWG. NO. 505782 T DATE 1-G-62

DRAWK BY 41. ASTORY AFR.

SH. 56



 $Dq = O_1C_1 + \overline{O}_1L_5(O_1\overline{P}_CC_1 + O_1P_CL4 + \overline{O}_1P_C\overline{L}4 + \overline{O}_1\overline{P}_CC_2) + \overline{O}_1\overline{L}_5F_5F_3F_2F_1$   $\overline{O}q = (\overline{D}q)$ 


LOGIC LAYOUT

LOGIC SECT. ADDER TERM D9

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Historic ISGN APP.

SH. 57



50+ = P23Ec Rc Ob O50403 O2 (X9 Y9 Ca + X9 Y9 Ca) +OFEc Ob050403020, Pc +P24Rc Ob O50403020,

+OF = P23 Ec 060504030201 +P23060504030201 + P.P24 EcRc 06050403020, (F9A+F9A+) LOGIC LAYOUT T\_\_ADDER\_\_\_\_TERM\_OF

DWG. NO. 505782 T DATE 1-G-G2


DRAWN BY H. Mendelsohn APP.

SH.58


Mog 2/

Fg = Mog Nog Mor + Mog Nig Mir + - - - - + Mig Nig Mist + Mig Nig Ix + Fxg

LOGIC LAYOUT LOGIC SECT. DATA TRANS. GATES TERM Eq.
DWG. NO. 505782 T DATE 1-9-62 DRAWN BY H. Mendelsohn APP. SH. 5.9




James D. J.




+Pc = EcRcPiŌ503IqPc +PiEcRcŌ60503FqPc + M3qN7qEcRcO3 + PiĒcRcVqPc + En®n + EcŌ60504Ō3Ō2Ō10+Pc LOGIC LAYOUT


10GIC SECT. <u>DATA TRANSFER</u> TERM <u>Pc</u> DWG NO. <u>505782 T</u> DATE 1-6-62 DRAWN BY <u>HAMONDULSON</u> APR.

5H 6/






5H. 63



 $sM_{IW} = Moq N_{I}q W_{Q} \dot{I}q + [\overline{Moq N_{I}q W_{Q}}] [M_{I}r(\overline{\textcircled{Q}})0s) + \overline{\textcircled{Q}}]0s0, ]$   $+M_{IW} = iM_{2}q N_{I}q W_{Q} \dot{I}q + [\overline{Moq N_{I}q W_{Q}}] [\overline{M_{I}r(\overline{\textcircled{Q}})0s)} + \overline{\textcircled{Q}}]0s\overline{\textcircled{O}}, ]$   $sM_{IW} = Moq N_{I}q W_{Q} I_{Q} + [\overline{Moq N_{I}q W_{Q}}] [M_{I}r(\overline{\textcircled{O}_{6}}0s\overline{O_{Q}})0302\overline{\textcircled{O}}, Ec) + (\overline{O_{6}}0s\overline{\textcircled{O}}q0302\overline{\textcircled{O}}, 302\overline{\textcircled{O}}, Ec) + (\overline{O_{6}}0s\overline{\textcircled{O}}q0302\overline{\textcircled{O}}q0302\overline{\textcircled{O}}q0302\overline{\textcircled{O}}q0302\overline{\textcircled{O}q0302}$ 

 $+ M_{TW} = M_{QQ} N_{TQ} W_{Q} \overline{I}_{Q} + \left[ M_{QQ} N_{TQ} W_{Q} \overline{I} [\overline{M}_{T} + (\overline{J_{0}} C_{3} \overline{C_{4}} C_{3} O_{2} \overline{D_{1}} E_{c}) + (\overline{J_{0}} C_{3} \overline{C_{4}} C_{3} C_{2} \overline{D_{1}} E_{c}) \overline{F_{Q}} \right]$ 

LOGIC LAYOUT LOGIC SECT. MEMORY LINES TERM MINH MANN DWG. NO. 505782 T DATE 1-8-62 DRAWN BY H.H. CONCLOSED APP. SH. 64



 $SMISW = - + [\overline{MiqN7qWq}][\theta z \overline{\theta}, M4t + \overline{\theta}z\theta, (\overline{0}605\overline{0}403\overline{0}20,)WqIq$   $+ (\overline{\theta}z + \overline{\theta},)Wq \overline{\theta}z\theta, (\overline{0}605\overline{0}403\overline{0}20,)M15t]$   $+ M15W = - + [\overline{MiqN7qWq}][\theta z \overline{\theta}, \overline{M4t} + \overline{\theta}z\theta, (\overline{0}605\overline{0}403\overline{0}20,)Wq\overline{1}q$   $+ (\overline{\theta}z + \overline{\theta},)Wq \overline{\theta}z\theta, (\overline{0}605\overline{0}403\overline{0}20,)M15t]$ 


LOGIC LAYOUT

LOGIC SECT. MEMORY LINES TERM MISW

OWG. NO. 505782 T DATE 1-6-62

DRAWN BY H.Mendelsohn APP.

SH. 65




5Rf = Ec 0605040302 + (3) Fc(P8-P15) Mg +Rf = Ec 0605040302 + (3) Mg (P8-P15) + Rg Ec

STF = Ec060̄5040̄30ı +TF = Ec060̄5040̄30̄, +1͡c Ēc + €)(P8-P15)

LOGIC LAYOUT

LOGIC SECT. CHAR. INPUT TERM Rf. Tf. DWG. NO. 505782 T DATE 1-6-62 DRAWN BY H. Mendelsohn APP. SH.66




LOGIC LAYOUT

LOGIC SECT, CHAR. INPUT TEXTS


DWG. NO. 505782 T DATE 1-6-62


DRAWN BY HELLOGICSON APP.


SH. 67




$$\begin{split} \mathcal{B}_{q} &= P24\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{T}}_{0} + \tilde{\mathbb{Q}}_{0}\right) + \left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{T}}_{0} + \tilde{\mathbb{Q}}_{0}\right) P_{1} + P_{2}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{T}}_{0} + \tilde{\mathbb{Q}}_{0}\right) \\ &+ P_{3}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{Q}}_{0}\right) + \left(P_{24} - P_{7}\right)F_{3}F_{2}F_{1}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{Q}}_{0}\right) \\ &+ \left(P_{24} - P_{7}\right)F_{3}F_{2}F_{1}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{Q}}_{0}\right) + \left(P_{24} - P_{7}\right)F_{3}F_{2}F_{1}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{Q}}_{0}\right) \\ &+ \left(P_{24} - P_{7}\right)F_{3}F_{2}F_{1}\left(\mathcal{R}_{0} + \tilde{\mathbb{S}}_{0} + \tilde{\mathbb{Q}}_{0}\right) \end{split}$$












LOGIC LAYOUT
LOGIC SECT CHARASTER OUT TERM
DWG. NO. 505782 T DATE 1-G-61
DRAWN BY H. M. REEDELLORD APR.
SH. 70







 $Gsq = Ec 06 0504 \overline{03}02 \overline{01} Vq \overline{P1} \overline{P24}$   $HSq = Ec 06 05 04 \overline{03}0201 Vq \overline{P1} \overline{P24}$ 


LOGIC LAYOUT

LOGIC SECT. SERIAL IN/OUT TERM

DWG. NO. 505782 T DATE 1-6-62


DRAWN BY H. Wiendelsoth APR


SH. 72



LOGIC LAYOUT
LOGIC SECT. DIST. LOGIC TERM
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY HMENdelsohn ADP.
SH. 73

6-81






T6028, 6024, 3024, 3028, 3033, 2034, 2013, 206, 202, 6815, 1087, 12A13, 13A10, 17830,-,21021,21021, 20021, 2005, 15E21, 14E21, 13E6, 13010, 12021, 11028, 11025, 1009, 7016, 707

> LOGIC LAYOUT LOGIC SECT. <u>DIST. LOGIC</u> TERM
>
> DWG. NO. <u>505782</u> T DATE /-9-62 DRAWN BY H. Mendelsohn

SH. 74

$$(1788) - (Wq) 22$$
 270  $24$   $16$   $268 14$   $W \times Q$   $26814, 7515$ 

LOGIC LAYOUT
LOGIC SECT. TERM
DWG. NO. 505782 T OATE 1-6-62
DRAWN BY HIMMA (SON, APP.
54.75



LOGIC LAYOU	T
LOGIC SECT SIGNAL BUFFERING	TERM
DWG NO. 505782 U	DATE 2-2-62 .
DRAWN BY K. WOODIE	APP
	SH. 7 <b>7</b>

				•
				5
				ë

## VII. ENGINEERING DRAWINGS

This section contains engineering drawings. Table 7-1 lists the drawing number, title, and page number of drawings applicable to the PB250 Computer.

Table 7-1.
ENGINEERING DRAWINGS

Drawing No.	FigTitle	Page
1C2503	CD-100 Schematic 7-)	7-2
1C2333	DG-100 Schematic	7-3
1C2320	DG-101 Schematic	7-4
1C2335	DG-102 Schematic	7 - 5
1C2426	EF-100 Schematic 7-3	7-6
1C4535	EF-101 Schematic 7-6	7-7
1C4496	FC-100 Schematic	7-8
1C2477	GD-100 Schematic	7-9
1D2429	MSR-1 Schematic 7-4	7-10
1D2472	MSR-2 Schematic	7-11
1C2449	TD-100 Schematic	7-12
1C2425	TF-100 Schematic 7-12-	7-13
1D6519	XCG-101 Schematic 7-13	7-14
1D4593	PB250 Module Location Diagram	7-15
1J4985	PB250 DC Power Wiring Installation Drawing	7-17
1D5623	PB250 Component Installation Drawing	7-19
1D4224	PB250 Connector Location Diagram	7-20
1C4597	PB250 AC Power Schematic	7-21
1D4411	Indicators Schematic	7-22

FIRST	LAST	DELETED
CI	C 8	
CRI		
G1	0.8	
RI	R29	

NOTES: UNLESS OTHERWISE SPECIFIED.

1. ALL RESISTOR VALUES ARE IN KILOHMS ± 5%, 1/4 W.

2. ALL CAPACITORS ARE IN UUF.
3. ALL TRANSISTORS ARE 2N1500.

(4) CRI TO BE PER PBCC DWG NO. 358-IA3050.




Figure 7-1

CD-100 Schematic

FIRST	LAST	DELETED
RI	R24	
CI	C 8	
CBI	CR 35	

NOTES: UNLESS OTHERWISE SPECIFIED


I ALL RESISTORS ARE IN/KILOHMS

±5%,1/4 W.

±5%,1/4 W.
2 ALL DIODES TO BE PER PBCC DWG NO. 358-1A 3C50.
3 ALL CAPACITORS ARE 50 UUF.

DWG NO. 358-1A3C50.
3 ALL CAPACITORS ARE SOUBE.

NOTE: Oll Capacitors Molued @ 68 are






Figure 7-2 DG-100 Schematic


FIRST	LAST	DELETED
R1	RI3	
CI	CI	
CRI	CR25	CR6
QI	Q2	

NOTES: UNLESS OTHERWISE SPECIFIED

1 ALL RESISTOR VALUES ARE IN KILOHMS± 5%, 1/4 W.

2 ALL DIODES TO BE PER PBCC DWG NO. 358-143050.

WHEN PARALLELING EMITTER FOLLOWERS, THE CONNECTION BETWEEN CONTACT TERMINAL 16 & 17
IS OMITTED.



RELE	ASED O	6.1.0			
HATL		DM-100	ecar.	OTHERWISE H	<b>%</b>
FINISH		124- ID2321		1. TOLERANCES. JX ± .00 JXX ± .010 ANGULAR ± 9 2. BREAK SHARP EL APPROX010	
Loop	6.1.60	PACKARD BELL COMPUT LOS ANGELES 25, CAL	FORMA	3. MINOVE ALL BUT MACHINED PINIS	
77	5/5/60	DG-101		DO NOT SCALE D	
PJD	347-60	SCHEMATIC DIA	GRAM	756-1G23 <b>2</b> O	E

Figure 7-3 DG-101 Schematic


~	
'n	
σ.	

FIRST	LAST	DELETED
ίCι	C2	
CRI	CR 19.	
RI	R6	

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN KILOHMS ± 5%/4W

2. ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050.







Figure 7-4 DG-102 Schematic

FIRST	LAST	DELETED
CRI	CR 8	
Q I	Q 8	
RI	R 16	

## NOTES: UNLESS OTHERWISE SPECIFIED

- I. ALL RESISTOR VALUES ARE IN KILOHMS ±5%, 1/4W. 2 ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050. 3 ALL TRANSISTORS ARE 2N1605.







Figure 7-5 EF-100 Schematic

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIDDES ARE PER PBCC DWG. NO. 358-1A3050

2. ALL RESISISTOR VALUES ARE IN KIL OHMS±5%1/4W

3. ALL TRANSISTORS ARE 2N604






Figure 7-6 EF-101 Schematic





Figure 7-7 FC-100 Schematic

FIRST	LAST	DELETED
GI	Q8	
RI	R 32	
CI	C 9	

NOTES: UNLESS OTHERWISE SPECIFIED
I. ALL RESISTOR VALUES IN KILOHMS ±5%, 1/4 W.
2. ALL CAPACITOR VALUES IN UUF.
3. ALL TRANSISTORS 2N1500.






Figure 7-8 GD




Figure 7-9 MSR-1 Schematic 256 words









Figure 7-10 MSR-2 Schematic

FIRST	LAST	DELETED
QI	Q6	
RI	RI8	
CRI	CR12	

NOTES: UNLESS OTHERWISE SPECIFIED.

1. ALL RESISTOR VALUES IN KILOHMS ±5%, 1/4 W.
2. ALL DIODES TO BE PER PBCC DWG NO. 358-IA 3050,
3. ALL TRANSISTORS ARE 2N 1184 B.



RELEASED ON EO 1418 610											
MATE			DM-100		CATON SEWNSHTO						
FINANCE			124-1D2473		1. TOLERANCES.  JX ± .03  JX ± .04  ANGULAR ± %  1. BREAK SHARP ED  APPROX010						
Marye	6.1.60	PACI	CARD BELL COMPUTE OS ANGELES 25, CALIFO	9. SENOVE ALL BUT 9 SEACHMED PROSE							
K/H	4/1/60	TD	-100 (DRIVE	R).	756 -	_					
S.C.			HEMATIC DIAG		IC2449	) c==					

Figure 7-11 TD-100 Schematic

FI	RST	LAST	DELETED
Q	1	Q 4	
R	11 _	R 32	
C	1	С9	
CI	٦1	CR8	


NOTES: UNLESS OTHERWISE SPECIFIED.

I. ALL RESISTOR VALUES ARE IN KILOHMS ±5%, 1/4 W.

2. ALL DIODES TO BE PER PBCC DWG N0,358-143050.

3. ALL CAPACITOR VALUES ARE IN UUF:





RELE	ASED	ON EO # 1418	61	0		
MAT'S.		MODEL DM-100	SCALE	OTHERWISE NOT		
Finish		124 - ID2433		ANGUILANCES.  ALLE OS  ANGUILANES  ANGUILA	•	
AAV.	11/15/60	PACKARD BELL COMPUTEI LOG ANGELES 25. CALIFO	R CORP.	D. STEMOVE ALL BUS MACHINED PHILE		
K/-	4/5/60	TF-100		756 -	- a	
C.R.	60	SCHEMATIC DIAG	RAM	ICŽ425	E.	

756-IC2425

Figure 7-12 TF-100 Schematic




Figure 7-13. XCG-101 Schematic


#### 2. FOR MODULE CONNECTOR LOCATIONS SEE 350-ID4244.

# NOTES: UNLESS OTHERWISE SPECIFIED LOCATION '5A', AS SHOWN, WOULD BE THE ACTUAL LOCATION OF MODULE TF-100' IN THE COMPUTER.

	MSR-IB-191	X = % \%	MSD-2	HSR-18 -3071	GD-100	EE-IOO	TEJOO	DG-100	DG-101	DG-102	TDHOO	EC-100	EF-IOI		CONNECTORS WIRING OMITTED FOR CLARIFICATION
CATION	₹ 28 C		7 A	ווטגיים ייטוו	3 10 A	18 A				a L A		24 A			MODULE LOCATION-5A"(MODULES INSERTED OTHER SIDE)
CATION FRAME ASSEMBLY	200	238	 1 2 B	√ 29 C	+ 17 B	7 19 A	3 Δ	1 6 B	11 A		+ 26 D	, 25 A	8E	es .	MODULE LOCATION-5A'(MODULES INSERTED OTHER SIDE)
SSEMBLY			' 7D	- 30 C		19 B	5 D 5 A	, 10 B	13 A	- 17 A	- 26 E	• 23 A	143	9A	~ Pb250 CENTER POST (REF)
			 / HD	- 31 C		₹ 23 C	. 7 B	≠ 20 B		≠ 5 B			•23B	2	
			 / 22 D		≥oA	, 25 C	II B	I C	- 15 A	13B		1	(22 A	)	12345
				→ 29 D			. 12 B	, 4 C	. 16 A	, 15 B			(36 B	5	
				→ 30 D	33 <b>A</b>	~ <del>334</del>		, 7 C	1 B	30 B			166	)	
				, 31 D		250	, 3 C	, 9 C	+ 4 B	· 34 B					
				∗ 32 C			. 5 C	<del></del>		: 39 B					
			 	. 32 D			- 8.C			• 2 C					
							. II C			, 6 C		ļ			B     B      B      C
			 	23			, 13 C			- 10 C		<u> </u>			
		1	 	* .			• 17. E	1		, 15 C	<u> </u>	<u> </u>	-		
			 	35			, 19 C	+		· 17 C	<del> </del>				
				12			, 9 D			5 24 C		+	+		
				1,0			. 6E			3 - 2 D		+	+		
			 	,,,,			/ yu R	1		. 5. D		<del> </del>	+		
							245	<b>√</b>	· 33 B			<b>†</b>	+-		[O] joH Holl
										- 12 D					
										- 19 D					
										- 9 E					E
							<u> </u>			- 13 E		<del> </del>			
			 				-	-	# 21 A			ļ			
			 					<del> </del>		, 15 E		<del> </del>	+		
		-	 					<del> </del> -	• 28 A	• 22 C		<del> </del>	+1		12345
			 		-		-			27A		┼	+		LEFT HAND FRAME (REF)  RIGHT HAND FRAME (REF)
			 				<del> </del>	<del> </del>	. 4 D			-	+		RIGHT HAND TRANSLINGT
			 	_				<u> </u>	. 6 D		<u> </u>	<del> </del>			COOLER THEM OF FRANCE ACCOUNTIES (ORGAN) PROFES ACCUSATI
			 					<u> </u>	. II D						FRONT VIEW OF FRAME ASSEMBLIES (OPEN)-PB250 COMPU
									. 13 D	1					THORT THE OF THE HELP TOOLS TO LET VITE OF LET VITE OF THE
									. <b>20</b> D						
									, 21 D			ļ			
									• 10 E			ļ <u> </u>			* A
			 				ļ	-	, II E						
		<b> </b>	 			<u> </u>	<del> </del>	<del> </del>	, 12 E			<del> </del>	+		
	<b></b>			<del> </del>					, 18 E			+	+		
		<del> </del>	 	<del> </del>	<del> </del>	<del>                                     </del>			( 408	<del></del>	-	1	+		
			 	<del> </del>	<del> </del>	<del> </del>	+	-	42 8		+	+	+		$F_{i}^{i}$
		<del>                                     </del>		-		<del> </del>	<del> </del>	<del></del>	42 10		-	<del>                                     </del>	+ -		<b>→</b>
		+		+		<del> </del>	+	-	1 56 P		+	1	+		
• • • • • • • • • • • • • • • • • • • •	1	4	 		i				1077			<del></del>			MATL BASIC I SCALE /
									1 3	$\int$			1164		MATL BAUE: OCHE PB:250 NOTES: UN OTHERWISE
									A 7 12	· į			2		PRINTER MEET ARRY. NET. 1. TOLERANCES

Figure 7-14 PB250 Module Location Diagram

PB250 MODULE 350-7-28-60 LOCATION DIAGRAM ID 4593






Figure 7-15 PB250 DC Power Wiring Installation Drawing




Figure 7-16 PB250 Component Installation Drawing




Figure 7-17 PB250 Connector Location Diagram




Figure 7-18 PB250 AC Power Schematic





Figure 7-19 Indicators Schematic

# RAYTHEON COMPUTER

# CUSTOMER SERVICE CHANGE ORDER

C.S.C.O. No. 22		
Company Name		***
Company Address	• • • • • • • • • • • • • • • • • • •	
Serial Numbers Affected All	e e e e e e e e e e e e e e e e e e e	
Previous C.S.C.O. Necessary None	· ·	
Subject Delay Lines Adjustment	and disconnective that the state of the stat	gavernormus gamana dell'alla per edes Di generale per
Purpose To standardize delay line adjustmen	t procedure	alling de proposition en un establique de la despublique de la despublique de la despublique de la del
Change Made By	te Aprilia del	
Date Completed	cofficers.	
Test Equipment Required:		
Oscilloscope: Tektronix type 535 or 549 Plug in Unit: Tektronix type CA or equiver Probes: Tektronix type P6006 (2)	ivalent	•
Procedure:		

Perform all adjustments in the order listed, see figure 1 for identification of points referred to.



Page 1 of 7

# A. MSR 1 Length Adjustment

### Coarse Adjustment:

Scope Setting: Horiz. Display: A Time Base

Time/Cm: .1 Ms/Cm

Triggering Mode: DC.

Trigger Slope: - Ext. Stability: Preset

Trigger Input: Cs (test panel 2E06)

Plug In Setting:

Mode: A ONLY Volts/Cm: .5 scale

Channel A Mode: DC, normal polarity Tp 3 of memory line Channel A Input:

Insert random information into the line by wiping your finger across the coax connection of the line. The wave shape seen should be stable as shown in figure 2.

Note: width of pulses will depend upon information in the line, amount of pulses seen will depend upon sweep length



#### FIGURE 2

If the wave shape drifts adjust the delay line length adjustment until the pulse train is stable. After drifting stops turn the adjusting screw one full turn in the same direction as that which stopped the drifting. Check all MSR 1 delay lines for correct coarse length adjustment.

#### 2. Fine Adjustment:

Scope Setting: Horiz. Display: A Time Base

Time/Cm: .1 us/Cm, calibrated

Triggering Mode: DC Trigger Slope: - Ext. Stability: Preset

> Trigger Input: P24 (test panel 3E04)


Plug In Setting: Mode: Alternate

Volts/Cm: .5 scale

Channel A & B Mode: DC, normal polarity Channel A Input: Tp 3 of memory line Channel B Input: 19E06 (memory clock)

Note: In making the fine length adjustment certain precautions should be taken. If the line is a sealed line manufactured by Ferranti, Deltime or Anderson initially adjust the line to be .3 microseconds shorter than the correct delay. This is done by turning the length adjustment screw in the clockwise direction. The final length adjustment should be made with a counterclockwise rotation of the adjusting screw.


Adjust length adjustment screw until wave shape is obtained as shown in figure 3.



#### FIGURE 3

#### 3. Dispersion Width Check:

Switch plug in Mode to A ONLY. Examine wave shape for correct width as shown in figure 4.



If the width of the dispersion is greater than .15 us the line should be removed for repair.

Check all MSR 1 for correct fine delay length adjustment and dispersion width.

#### B. MSR 1 Level

Scope Setting: Horiz. Display: A Time Base

Time/Cm: .2 us/Cm

Triggering Mode: DC
Trigger Slope: - Ext.

Stability: Preset

Trigger Input: P24 (test panel 3E04)

Plug In Setting: Mode: A ONLY Volts/Cm: .1 scale

Channel A Mode: AC, normal polarity Channel A Input: Tp 1 of memory line

Turn computer power off and then on to clear all memory memory lines to zero. Change input to plug in from AC to DC. The level should shift to -1.3 volts on DC. If it does not, turn Level Adjust Trimpot to obtain -1.3 volts shift.

Check all MSR 1 for correct level adjustment.

#### C. MSR 1 Gain

Scope Setting: Horiz. Display: A Time Base

Time/Cm: .2 us/Cm

Triggering Mode: DC
Trigger Slope: - Ext.
Stability: Preset

Trigger Input: P24 (test panel 3E04)

Plug In Setting:

Mode: A ONLY
Volts/Cm: .1 scale

Channel A Mode: DC, normal polarity Channel A Input: Tp 1 of memory line

With a jumper lead connect Tp 3 of memory line to P24. Wave shape obtained should be as shown in figure 5.




FIGURE 5

Adjust the pulse second in time for +2.3 volts amplitude with the Gain Adjust Trimpot. If +2.3 volts cannot be obtained remove the line for repair.

Check all MSR 1 for correct gain adjustment.

This completes the adjustments of MSR 1.

### D. MSR 2 Length Adjustment

### 1. Coarse Adjustment:

Scope and Plug In Settings: Same as step A-1

This adjustment is only for the modules located at 7D, 14D, 22D and 2B. The module located at 7A will be adjusted later.

Insert random information into the line by touching a screwdriver to the coax connection of the line. The wave shape seen should be stable as shown in figure 2.


If the wave shape drifts adjust the delay line length adjustment until the pulse train is stable. After drifting stops turn the adjusting screw one full turn in the same direction as that which stopped the drifting. Check all MSR 2 delay lines for correct coarse length adjustment.

### 2. Fine Length Adjustment:

Scope and Plug In Settings: Same as step A-2

Note: In making the fine length adjustment certain precautions should be taken. If the line is a sealed line manufactured by Ferranti, Deltime or Anderson initially adjust the line to be .3 microseconds shorter than the correct delay. This is done by turning the length adjustment screw in a counter-clockwise direction. the final adjustment should be made with clockwise rotation of the adjusting screw

Adjust length adjustment until waveshape is obtained as shown in figure 6.



#### E. MSR 2 Level

Scope and Plug In Settings: Same as step B Adjustment procedure is the same as step B.

#### F. MSR 2 Gain

Scope and Plug In Settings: Same as step C Adjustment procedure is the same as step C.

## G. Module 7A Adjustment:

Exchange the modules located at 2B and 7A. Perform adjustment steps D, E and F on the module now located at 2B. When completed with step F restore the modules 7A and 2B to their original positions.

This completes adjustment of all delay lines.

# H. Helpful Hints

When making the gain adjustment sometimes it is very difficult to insert P24 into the line. This is not an indication of a bad line. It may help to insert a small capacitor in series with the P24 lead or to wet your finger and touch it to Tp 3 at the same time that you touch P24 to Tp 3. If the wave shape obtained is correct but very faint this is all right. It just means that you did not insert P24's into every word of the memory line.

If the adjustment of the line appears correct but the line still fails intermittently check that the two mounting studs on the etch shield have been filed to remove the anodizing and are making good contact with the etch.

Also insure that C.S.C.O. #39 has been installed if necessary.